{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:20Z","timestamp":1750306640390,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593089","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An HDL-Based System Design Methodology for Multistandard RF SoC's"],"prefix":"10.1145","author":[{"given":"Aytac","family":"Atac","sequence":"first","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Zhimiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Lei","family":"Liao","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Yifan","family":"Wang","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Martin","family":"Schleyer","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Ye","family":"Zhang","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Ralf","family":"Wunderlich","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]},{"given":"Stefan","family":"Heinen","sequence":"additional","affiliation":[{"name":"Chair of Integrated Analog Circuit and RF Systems RWTH Aachen University"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.84"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775855"},{"key":"e_1_3_2_1_3_1","first-page":"454","volume-title":"2010 IEEE International","author":"Lee C.","year":"2010"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.843505"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889387"},{"key":"e_1_3_2_1_6_1","unstructured":"S. Mehndiratta \"Solutions Mitigate Mixed-Signal SoC Implementation Headaches \" Electronic Design Tech. Rep. 2010.  S. Mehndiratta \"Solutions Mitigate Mixed-Signal SoC Implementation Headaches \" Electronic Design Tech. Rep. 2010."},{"key":"e_1_3_2_1_7_1","unstructured":"S. B. K. Karnane \"Solutions for Mixed-Signal SoC Verification \" Cadence Design Systems Tech. Rep. 2010.  S. B. K. Karnane \"Solutions for Mixed-Signal SoC Verification \" Cadence Design Systems Tech. Rep. 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2014533"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.7160"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593089","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:58Z","timestamp":1750229758000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":9,"alternative-id":["10.1145\/2593069.2593089","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593089","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}