{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:06Z","timestamp":1750306686494,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593103","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["CAP"],"prefix":"10.1145","author":[{"given":"Jan","family":"Heisswolf","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aurang","family":"Zaib","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen (TUM), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Zwinkau","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Kobbe","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Weichslgartner","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregor","family":"Snelting","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t M\u00fcnchen (TUM), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ISSCC","author":"Bell S.","year":"2008","unstructured":"S. Bell , B. Edwards , J. Amann , : A 64-core soc with mesh interconnect . In ISSCC , 2008 . S. Bell, B. Edwards, J. Amann, et al. Tile64 - processor: A 64-core soc with mesh interconnect. In ISSCC, 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2481268.2481274"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391663"},{"key":"e_1_3_2_1_7_1","volume-title":"DATE","author":"Che W.","year":"2010","unstructured":"W. Che , A. Panda , and K. S. Chatha . Compilation of stream programs for multicore processors that incorporate scratchpad memories . In DATE , 2010 . W. Che, A. Panda, and K. S. Chatha. Compilation of stream programs for multicore processors that incorporate scratchpad memories. In DATE, 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_3_2_1_9_1","volume-title":"The leon processor user's manual","author":"Gaiesler J.","year":"2001","unstructured":"J. Gaiesler . The leon processor user's manual , 2001 . J. Gaiesler. The leon processor user's manual, 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2012.93"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.06.005"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.124"},{"key":"e_1_3_2_1_13_1","volume-title":"ARCS","author":"Heisswolf J.","year":"2014","unstructured":"J. Heisswolf , A. Zaib , Weichslgartner, The invasive network on chip - a multi-objective many-core communication infrastructure . In ARCS , 2014 . J. Heisswolf, A. Zaib, Weichslgartner, et al. The invasive network on chip - a multi-objective many-core communication infrastructure. In ARCS, 2014."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"e_1_3_2_1_15_1","volume-title":"A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. Solid-State Circuits","author":"Howard J.","year":"2011","unstructured":"J. Howard , S. Dighe , A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. Solid-State Circuits , IEEE , 2011 . J. Howard, S. Dighe, et al. A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. Solid-State Circuits, IEEE, 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039392"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1460412.1460434"},{"key":"e_1_3_2_1_18_1","volume-title":"SFMA","author":"B. Oechslein","year":"2011","unstructured":"B. Oechslein et al. OctoPOS : A Parallel Operating System for Invasive Computing . In SFMA , 2011 . B. Oechslein et al. OctoPOS: A Parallel Operating System for Invasive Computing. In SFMA, 2011."},{"key":"e_1_3_2_1_19_1","first-page":"3","volume":"2","author":"Saraswat V.","year":"2012","unstructured":"V. Saraswat , B. Bloom , I. Peshansky , O. Tardieu , and D. Grove . X10 Language Specification v 2 . 3 , 2012 . V. Saraswat, B. Bloom, I. Peshansky, O. Tardieu, and D. Grove. X10 Language Specification v2.3, 2012.","journal-title":"X10 Language Specification"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"e_1_3_2_1_21_1","volume-title":"it - Information Technology","author":"Teich J.","year":"2008","unstructured":"J. Teich . Invasive Algorithms and Architectures. it - Information Technology , 2008 . J. Teich. Invasive Algorithms and Architectures. it - Information Technology, 2008."},{"key":"e_1_3_2_1_22_1","volume-title":"Multiprocessor System-on-Chip: Hardware Design and Tool Integration","author":"Teich J.","year":"2011","unstructured":"J. Teich , J. Henkel , A. Herkersdorf , et al. Invasive Computing: An Overview . In M. H\u00fcbner and J. Becker, editors, Multiprocessor System-on-Chip: Hardware Design and Tool Integration . Springer , 2011 . J. Teich, J. Henkel, A. Herkersdorf, et al. Invasive Computing: An Overview. In M. H\u00fcbner and J. Becker, editors, Multiprocessor System-on-Chip: Hardware Design and Tool Integration. Springer, 2011."},{"key":"e_1_3_2_1_23_1","series-title":"Lecture Notes in Computer Science","volume-title":"Compiler Construction","author":"Thies W.","year":"2002","unstructured":"W. Thies , M. Karczmarek , and S. Amarasinghe . StreamIt: a language for streaming applications . In Compiler Construction , Lecture Notes in Computer Science . Springer Berlin Heidelberg , 2002 . W. Thies, M. Karczmarek, and S. Amarasinghe. StreamIt: a language for streaming applications. In Compiler Construction, Lecture Notes in Computer Science. Springer Berlin Heidelberg, 2002."},{"key":"e_1_3_2_1_24_1","volume-title":"VCL","author":"Tran A. T.","year":"2012","unstructured":"A. T. Tran and B. Baas . Noctweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip. Technical report , VCL , University of California , 2012 . A. T. Tran and B. Baas. Noctweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip. Technical report, VCL, University of California, 2012."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593103","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:23Z","timestamp":1750230083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593103"}},"subtitle":["Communication Aware Programming"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":23,"alternative-id":["10.1145\/2593069.2593103","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593103","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}