{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:06Z","timestamp":1750306686795,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593118","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Datapath Synthesis for Overclocking"],"prefix":"10.1145","author":[{"given":"Kan","family":"Shi","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Boland","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward","family":"Stott","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Bayliss","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274005"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676986"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.944012"},{"key":"e_1_3_2_1_5_1","volume-title":"Morgan Kaufmann","author":"Ercegovac M. D.","year":"2003","unstructured":"M. D. Ercegovac and T. Lang . Digital arithmetic . Morgan Kaufmann , 2003 . M. D. Ercegovac and T. Lang. Digital arithmetic. Morgan Kaufmann, 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820524"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052667"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.10"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674901"},{"volume-title":"Virtex-6 FPGA configurable logic block user guide","year":"2009","key":"e_1_3_2_1_12_1","unstructured":"Xilinx. Virtex-6 FPGA configurable logic block user guide , 2009 . Xilinx. Virtex-6 FPGA configurable logic block user guide, 2009."},{"volume-title":"LogiCORE IP multiplier v11.2","year":"2011","key":"e_1_3_2_1_13_1","unstructured":"Xilinx. LogiCORE IP multiplier v11.2 , 2011 . Xilinx. LogiCORE IP multiplier v11.2, 2011."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:23Z","timestamp":1750230083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593118"}},"subtitle":["Online Arithmetic for Latency-Accuracy Trade-offs"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":13,"alternative-id":["10.1145\/2593069.2593118","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593118","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}