{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:23:20Z","timestamp":1751091800376,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593122","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Design Methodologies for 3D Mixed Signal Integrated Circuits"],"prefix":"10.1145","author":[{"given":"Wulong","family":"Liu","sequence":"first","affiliation":[{"name":"Dept. of E.E., TNList, Tsinghua Univ., Beijing, China"}]},{"given":"Guoqing","family":"Chen","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Beijing, China"}]},{"given":"Xue","family":"Han","sequence":"additional","affiliation":[{"name":"Dept. of E.E., TNList, Tsinghua Univ., Beijing, China"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Dept. of E.E., TNList, Tsinghua Univ., Beijing, China"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Dept. of CSE, Pennsylvania State Univ. USA"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of E.E., TNList, Tsinghua Univ., Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118377"},{"key":"e_1_3_2_1_3_1","first-page":"169","article-title":"Three-dimensional integrated circuits (3D IC) floorplan and power\/ground network co-synthesis","author":"Falkenstern P.","year":"2010","unstructured":"P. Falkenstern , Y. Xie , and ., \" Three-dimensional integrated circuits (3D IC) floorplan and power\/ground network co-synthesis ,\" in ASPDAC , 2010 , pp. 169 -- 174 . P. Falkenstern, Y. Xie, and et al., \"Three-dimensional integrated circuits (3D IC) floorplan and power\/ground network co-synthesis,\" in ASPDAC, 2010, pp. 169--174.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"A customized design of DRAM controller for on-chip 3D DRAM stacking","author":"Zhang T.","year":"2010","unstructured":"T. Zhang , K. Wang , Y. Feng , X. Song , L. Duan , Y. Xie , X. Cheng , and Y. Lin , \" A customized design of DRAM controller for on-chip 3D DRAM stacking ,\" in CICC , 2010 , pp. 1 -- 4 . T. Zhang, K. Wang, Y. Feng, X. Song, L. Duan, Y. Xie, X. Cheng, and Y. Lin, \"A customized design of DRAM controller for on-chip 3D DRAM stacking,\" in CICC, 2010, pp. 1--4.","journal-title":"CICC"},{"key":"e_1_3_2_1_5_1","first-page":"496","article-title":"A 1.2V 12.8GB\/s 2Gb mobile wide-I\/O DRAM with 4\u00d7 128 I\/Os using TSV-based stacking","author":"Kim J.","year":"2011","unstructured":"J. Kim , C. Oh , and ., \" A 1.2V 12.8GB\/s 2Gb mobile wide-I\/O DRAM with 4\u00d7 128 I\/Os using TSV-based stacking ,\" in ISSCC , 2011 , pp. 496 -- 498 . J. Kim, C. Oh, and et al., \"A 1.2V 12.8GB\/s 2Gb mobile wide-I\/O DRAM with 4\u00d7 128 I\/Os using TSV-based stacking,\" in ISSCC, 2011, pp. 496--498.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_6_1","first-page":"356","article-title":"Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology","author":"Suntharalingam V.","year":"2005","unstructured":"V. Suntharalingam , R. Berger , and ., \" Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology ,\" in ISSCC , 2005 , pp. 356 -- 357 . V. Suntharalingam, R. Berger, and et al., \"Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology,\" in ISSCC, 2005, pp. 356--357.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_7_1","first-page":"268","article-title":"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"Burns J.","year":"2001","unstructured":"J. Burns , L. McIlrath , and ., \" Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip ,\" in ISSCC , 2001 , pp. 268 -- 269 . J. Burns, L. McIlrath, and et al., \"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip,\" in ISSCC, 2001, pp. 268--269.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_8_1","first-page":"402","article-title":"A modular 1mm3 die-stacked sensing platform with optical communication and multi-modal energy harvesting","author":"Lee Y.","year":"2012","unstructured":"Y. Lee , G. Kim , and ., \" A modular 1mm3 die-stacked sensing platform with optical communication and multi-modal energy harvesting ,\" in ISSCC , 2012 , pp. 402 -- 404 . Y. Lee, G. Kim, and et al., \"A modular 1mm3 die-stacked sensing platform with optical communication and multi-modal energy harvesting,\" in ISSCC, 2012, pp. 402--404.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"TSV modeling and noise coupling in 3D IC","author":"Kim J.","year":"2010","unstructured":"J. Kim , J. Cho , and J. Kim , \" TSV modeling and noise coupling in 3D IC ,\" in ESTC , 2010 , pp. 1 -- 6 . J. Kim, J. Cho, and J. Kim, \"TSV modeling and noise coupling in 3D IC,\" in ESTC, 2010, pp. 1--6.","journal-title":"ESTC"},{"key":"e_1_3_2_1_10_1","first-page":"702","article-title":"Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer","author":"Yoon K.","year":"2009","unstructured":"K. Yoon , G. Kim , and ., \" Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer ,\" in EPTC , 2009 , pp. 702 -- 706 . K. Yoon, G. Kim, and et al., \"Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer,\" in EPTC, 2009, pp. 702--706.","journal-title":"EPTC"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"e_1_3_2_1_12_1","first-page":"97","article-title":"Active circuit to through silicon via (TSV) noise coupling","author":"Cho J.","year":"2009","unstructured":"J. Cho , J. Shim , and ., \" Active circuit to through silicon via (TSV) noise coupling ,\" in EPEPS , 2009 , pp. 97 -- 100 . J. Cho, J. Shim, and et al., \"Active circuit to through silicon via (TSV) noise coupling,\" in EPEPS, 2009, pp. 97--100.","journal-title":"EPEPS"},{"key":"e_1_3_2_1_13_1","first-page":"246","article-title":"A 9.4-ENOB 1v 3.8 μW 100ks\/s SAR ADC with time-domain comparator","author":"Agnes A.","year":"2008","unstructured":"A. Agnes , E. Bonizzoni , and ., \" A 9.4-ENOB 1v 3.8 μW 100ks\/s SAR ADC with time-domain comparator ,\" in ISSCC , 2008 , pp. 246 -- 610 . A. Agnes, E. Bonizzoni, and et al., \"A 9.4-ENOB 1v 3.8 μW 100ks\/s SAR ADC with time-domain comparator,\" in ISSCC, 2008, pp. 246--610.","journal-title":"ISSCC"},{"issue":"6","key":"e_1_3_2_1_14_1","first-page":"1196","article-title":"An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes","volume":"42","author":"Verma N.","year":"2007","unstructured":"N. Verma and A. P. Chandrakasan , \" An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes ,\" JSSC , vol. 42 , no. 6 , pp. 1196 -- 1205 , 2007 . N. Verma and A. P. Chandrakasan, \"An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes,\" JSSC, vol. 42, no. 6, pp. 1196--1205, 2007.","journal-title":"JSSC"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9977-6"},{"key":"e_1_3_2_1_16_1","unstructured":"{Online}. Available: http:\/\/web.mit.edU\/8.02t\/www\/materials\/StudyGuide\/guide05.pdf  {Online}. Available: http:\/\/web.mit.edU\/8.02t\/www\/materials\/StudyGuide\/guide05.pdf"},{"key":"e_1_3_2_1_17_1","first-page":"300","article-title":"TSV-aware topology generation for 3D clock tree synthesis","author":"Liu W.","year":"2013","unstructured":"W. Liu , H. Du , Y. Wang , and ., \" TSV-aware topology generation for 3D clock tree synthesis ,\" in ISQED , 2013 , pp. 300 -- 307 . W. Liu, H. Du, Y. Wang, and et al., \"TSV-aware topology generation for 3D clock tree synthesis,\" in ISQED, 2013, pp. 300--307.","journal-title":"ISQED"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593122","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:23Z","timestamp":1750230083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593122"}},"subtitle":["a Practical 12-bit SAR ADC Design Case"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":17,"alternative-id":["10.1145\/2593069.2593122","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593122","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}