{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:34Z","timestamp":1763468194367,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593132","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing"],"prefix":"10.1145","author":[{"given":"Abbas","family":"Rahimi","sequence":"first","affiliation":[{"name":"Department of CSE, UC San Diego, La Jolla, CA 92093"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Ghofrani","sequence":"additional","affiliation":[{"name":"Department of ECE, UC Santa Barbara, Santa Barbara, CA 93111"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel Angel","family":"Lastras-Montano","sequence":"additional","affiliation":[{"name":"Department of ECE, UC Santa Barbara, Santa Barbara, CA 93111"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[{"name":"Department of ECE, UC Santa Barbara, Santa Barbara, CA 93111"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"DEI\u2020 and D-ITET\u2021 UNIBO\u2020 and ETHZ\u2021 40136 Bologna, Italy 8092 Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh K.","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of CSE UC San Diego La Jolla, CA 92093"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Nvidia's next generation CUDA compute architecture: Kepler GK110. Whitepaper.  Nvidia's next generation CUDA compute architecture: Kepler GK110. Whitepaper."},{"issue":"12","key":"e_1_3_2_1_2_1","first-page":"952","article-title":"Design methodology for voltage-overscaled ultra-low-power systems. Circuits and Systems II: Express Briefs","volume":"59","author":"Jeon D.","year":"2012","unstructured":"D. Jeon , Design methodology for voltage-overscaled ultra-low-power systems. Circuits and Systems II: Express Briefs , IEEE Transactions on , 59 ( 12 ): 952 -- 956 , Dec 2012 . D. Jeon, et al. Design methodology for voltage-overscaled ultra-low-power systems. Circuits and Systems II: Express Briefs, IEEE Transactions on, 59(12):952--956, Dec 2012.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177105"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_5_1","unstructured":"ITRS {Online}. Available: http:\/\/public.itrs.net  ITRS {Online}. Available: http:\/\/public.itrs.net"},{"issue":"4","key":"e_1_3_2_1_6_1","first-page":"792","article-title":"A self-tuning dvs processor using delay-error detection and correction. Solid-State Circuits","volume":"41","author":"Das S.","year":"2006","unstructured":"S. Das , A self-tuning dvs processor using delay-error detection and correction. Solid-State Circuits , IEEE Journal of , 41 ( 4 ): 792 -- 804 , April 2006 . S. Das, et al. A self-tuning dvs processor using delay-error detection and correction. Solid-State Circuits, IEEE Journal of, 41(4):792--804, April 2006.","journal-title":"IEEE Journal of"},{"issue":"1","key":"e_1_3_2_1_7_1","first-page":"194","article-title":"A 45 nm resilient microprocessor core for dynamic variation tolerance. Solid-State Circuits","volume":"46","author":"Bowman K.","year":"2011","unstructured":"K. Bowman , A 45 nm resilient microprocessor core for dynamic variation tolerance. Solid-State Circuits , IEEE Journal of , 46 ( 1 ): 194 -- 208 , Jan 2011 . K. Bowman, et al. A 45 nm resilient microprocessor core for dynamic variation tolerance. Solid-State Circuits, IEEE Journal of, 46(1):194--208, Jan 2011.","journal-title":"IEEE Journal of"},{"issue":"3","key":"e_1_3_2_1_8_1","first-page":"878","article-title":"A high-speed 7.2-ns read-write random access 4-mb embedded resistive ram (reram) macro using process-variation-tolerant current-mode read schemes. Solid-State Circuits","volume":"48","author":"Chang M.-F.","year":"2013","unstructured":"M.-F. Chang , A high-speed 7.2-ns read-write random access 4-mb embedded resistive ram (reram) macro using process-variation-tolerant current-mode read schemes. Solid-State Circuits , IEEE Journal of , 48 ( 3 ): 878 -- 891 , March 2013 . M.-F. Chang, et al. A high-speed 7.2-ns read-write random access 4-mb embedded resistive ram (reram) macro using process-variation-tolerant current-mode read schemes. Solid-State Circuits, IEEE Journal of, 48(3):878--891, March 2013.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651928"},{"issue":"4","key":"e_1_3_2_1_10_1","first-page":"896","article-title":"1 mb 0.41 μm2 2t-2r cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing. Solid-State Circuits","volume":"49","author":"Li J.","year":"2014","unstructured":"J. Li , 1 mb 0.41 μm2 2t-2r cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing. Solid-State Circuits , IEEE Journal of , 49 ( 4 ): 896 -- 907 , April 2014 . J. Li, et al. 1 mb 0.41 μm2 2t-2r cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing. Solid-State Circuits, IEEE Journal of, 49(4):896--907, April 2014.","journal-title":"IEEE Journal of"},{"volume-title":"Technical report","author":"0","key":"e_1_3_2_1_11_1","unstructured":"Micro-benchmarking the GT20 0 gpu. Technical report , Computer Group, ECE , University of Toronto . Micro-benchmarking the GT200 gpu. Technical report, Computer Group, ECE, University of Toronto."},{"key":"e_1_3_2_1_12_1","first-page":"880","volume-title":"IEEE-NANO. IEEE Conference on","author":"Paul S.","year":"2009","unstructured":"S. Paul , Nanoscale reconfigurable computing using non-volatile 2-d sttram array. In Nanotechnology , IEEE-NANO. IEEE Conference on , pages 880 -- 883 , July 2009 . S. Paul, et al. Nanoscale reconfigurable computing using non-volatile 2-d sttram array. In Nanotechnology, IEEE-NANO. IEEE Conference on, pages 880--883, July 2009."},{"issue":"3","key":"e_1_3_2_1_13_1","first-page":"369","article-title":"Energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach. Emerging and Selected Topics in Circuits and Systems","volume":"1","author":"Paul S.","year":"2011","unstructured":"S. Paul , Energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach. Emerging and Selected Topics in Circuits and Systems , IEEE Journal on , 1 ( 3 ): 369 -- 380 , Sept 2011 . S. Paul, et al. Energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach. Emerging and Selected Topics in Circuits and Systems, IEEE Journal on, 1(3):369--380, Sept 2011.","journal-title":"IEEE Journal on"},{"key":"e_1_3_2_1_14_1","volume-title":"Computer Architecture Letters","author":"S.","year":"2013","unstructured":"S. kvatinsky, Memristor-based multithreading . Computer Architecture Letters , 2013 . S. kvatinsky, et al. Memristor-based multithreading. Computer Architecture Letters, 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"issue":"12","key":"e_1_3_2_1_16_1","first-page":"847","article-title":"Spatial memoization: Concurrent instruction reuse to correct timing errors in simd architectures. Circuits and Systems II: Express Briefs","volume":"60","author":"Rahimi A.","year":"2013","unstructured":"A. Rahimi , L. Benini , and R. Gupta . Spatial memoization: Concurrent instruction reuse to correct timing errors in simd architectures. Circuits and Systems II: Express Briefs , IEEE Transactions on , 60 ( 12 ): 847 -- 851 , Dec 2013 . A. Rahimi, L. Benini, and R. Gupta. Spatial memoization: Concurrent instruction reuse to correct timing errors in simd architectures. Circuits and Systems II: Express Briefs, IEEE Transactions on, 60(12):847--851, Dec 2013.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_17_1","volume-title":"Automation Test in Europe Conference (DATE)","author":"Rahimi A.","year":"2014","unstructured":"A. Rahimi , L. Benini , and R. K. Gupta . Temporal memoization for energy-ef\u00ef\u0148\u0104cient timing error recovery in gpgpus. In Design , Automation Test in Europe Conference (DATE) , March 2014 . A. Rahimi, L. Benini, and R. K. Gupta. Temporal memoization for energy-ef\u00ef\u0148\u0104cient timing error recovery in gpgpus. In Design, Automation Test in Europe Conference (DATE), March 2014."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485689"},{"key":"e_1_3_2_1_19_1","first-page":"157","volume-title":"Technical Report","author":"AMD","unstructured":"AMD APP OpenCL programming guide. Technical Report Chapter 6.6.1, pp. 157 . AMD APP OpenCL programming guide. Technical Report Chapter 6.6.1, pp. 157."},{"key":"e_1_3_2_1_20_1","unstructured":"AMD APP SDK 2.5.  AMD APP SDK 2.5."},{"key":"e_1_3_2_1_21_1","unstructured":"Caltech 101 dataset {Online} Available: http:\/\/www.vision.caltech.edu\/Image_Datasets\/Caltech101\/  Caltech 101 dataset {Online} Available: http:\/\/www.vision.caltech.edu\/Image_Datasets\/Caltech101\/"},{"key":"e_1_3_2_1_22_1","unstructured":"Caltech 10K Web Faces dataset {Online} Available: http:\/\/www.vision.caltech.edu\/ImageDatasets\/Caltech10KWebFaces\/  Caltech 10K Web Faces dataset {Online} Available: http:\/\/www.vision.caltech.edu\/ImageDatasets\/Caltech10KWebFaces\/"},{"key":"e_1_3_2_1_23_1","unstructured":"FloPoCo {Online}. Available: http:\/\/flopoco.gforge.inria.fr\/  FloPoCo {Online}. Available: http:\/\/flopoco.gforge.inria.fr\/"},{"key":"e_1_3_2_1_24_1","unstructured":"Multi2Sim {Online}. Available: http:\/\/www.multi2sim.org\/  Multi2Sim {Online}. Available: http:\/\/www.multi2sim.org\/"},{"key":"e_1_3_2_1_25_1","first-page":"1102","volume-title":"Automation Test in Europe Conference (DATE)","author":"Rahimi A.","year":"2012","unstructured":"A. Rahimi , L. Benini , and R. Gupta . Analysis of instruction-level vulnerability to dynamic voltage and temperature variations. In Design , Automation Test in Europe Conference (DATE) , pages 1102 -- 1105 , 2012 . A. Rahimi, L. Benini, and R. Gupta. Analysis of instruction-level vulnerability to dynamic voltage and temperature variations. In Design, Automation Test in Europe Conference (DATE), pages 1102--1105, 2012."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593132","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:23Z","timestamp":1750230083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":26,"alternative-id":["10.1145\/2593069.2593132","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593132","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}