{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:06Z","timestamp":1750306686950,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593138","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["FALCON"],"prefix":"10.1145","author":[{"given":"Haris","family":"Javaid","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuke","family":"Yachide","sequence":"additional","affiliation":[{"name":"Canon Information Systems Research, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Su Myat Min","family":"Shwe","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haseeb","family":"Bokhari","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors \"Design.\" Available at http:\/\/www.itrs.net 2011.  International Technology Roadmap for Semiconductors \"Design.\" Available at http:\/\/www.itrs.net 2011."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11950-7_18"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391552"},{"key":"e_1_3_2_1_5_1","first-page":"44","volume-title":"A fast performance estimation framework for system-level design space exploration,\" IPSJ transactions on system LSI design methodology","author":"Seiya S.","year":"2012","unstructured":"S. Seiya , A. Yuki , H. Shinya , T. Hiroyuki , and T. Hiroaki , \" A fast performance estimation framework for system-level design space exploration,\" IPSJ transactions on system LSI design methodology , vol. 5 , pp. 44 -- 54 , feb 2012 . S. Seiya, A. Yuki, H. Shinya, T. Hiroyuki, and T. Hiroaki, \"A fast performance estimation framework for system-level design space exploration,\" IPSJ transactions on system LSI design methodology, vol. 5, pp. 44--54, feb 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488945"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.116"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.47"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009304"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012231429554"},{"key":"e_1_3_2_1_11_1","first-page":"194","volume-title":"A unified performance estimation method for hardware and software components in multiprocessor system-on-chips,\" IPSJ transactions on system LSI design methodology","author":"Arif U.","year":"2010","unstructured":"U. Arif , I. Tsuyoshi , L. Dongju , and K. Hiroaki , \" A unified performance estimation method for hardware and software components in multiprocessor system-on-chips,\" IPSJ transactions on system LSI design methodology , vol. 3 , pp. 194 -- 206 , aug 2010 . U. Arif, I. Tsuyoshi, L. Dongju, and K. Hiroaki, \"A unified performance estimation method for hardware and software components in multiprocessor system-on-chips,\" IPSJ transactions on system LSI design methodology, vol. 3, pp. 194--206, aug 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629975"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1494653.1495748"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Esl power and performance estimation for heterogeneous mpsocs using systemc,\" in Specification and Design Languages (FDL)","author":"Streubuhr M.","year":"2011","unstructured":"M. Streubuhr , R. Rosales , R. Hasholzner , C. Haubelt , and J. Teich , \" Esl power and performance estimation for heterogeneous mpsocs using systemc,\" in Specification and Design Languages (FDL) , 2011 Forum on, pp. 1 -- 8 , 2011. M. Streubuhr, R. Rosales, R. Hasholzner, C. Haubelt, and J. Teich, \"Esl power and performance estimation for heterogeneous mpsocs using systemc,\" in Specification and Design Languages (FDL), 2011 Forum on, pp. 1--8, 2011."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343691"},{"key":"e_1_3_2_1_16_1","first-page":"428","volume-title":"Proceedings. 14th Annual IEEE International","author":"Mathur V.","year":"2001","unstructured":"V. Mathur and V. Prasanna , \" A hierarchical simulation framework for application development on system-on-chip architectures,\" in ASIC\/SOC Conference, 2001 . Proceedings. 14th Annual IEEE International , pp. 428 -- 434 , 2001 . V. Mathur and V. Prasanna, \"A hierarchical simulation framework for application development on system-on-chip architectures,\" in ASIC\/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, pp. 428--434, 2001."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/384197.384210"},{"key":"e_1_3_2_1_18_1","first-page":"160","volume-title":"15th Annual IEEE International","author":"Mohanty S.","year":"2002","unstructured":"S. Mohanty and V. Prasanna , \" Rapid system-level performance evaluation and optimization for application mapping onto soc architectures,\" in ASIC\/SOC Conference, 2002 . 15th Annual IEEE International , pp. 160 -- 167 , 2002 . S. Mohanty and V. Prasanna, \"Rapid system-level performance evaluation and optimization for application mapping onto soc architectures,\" in ASIC\/SOC Conference, 2002. 15th Annual IEEE International, pp. 160--167, 2002."},{"key":"e_1_3_2_1_19_1","unstructured":"International Technology Roadmap for Semiconductors \"System drivers.\" Available at http:\/\/www.itrs.net 2011.  International Technology Roadmap for Semiconductors \"System drivers.\" Available at http:\/\/www.itrs.net 2011."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"e_1_3_2_1_21_1","volume-title":"IP-XACT, standard structure for packaging, integrating, and reusing ip within tool flows.\"","author":"IEEE Standards Association","year":"2009","unstructured":"IEEE Standards Association , \" IEEE 1685 : IP-XACT, standard structure for packaging, integrating, and reusing ip within tool flows.\" Available at http:\/\/standards.ieee.org\/, 2009 . IEEE Standards Association, \"IEEE 1685: IP-XACT, standard structure for packaging, integrating, and reusing ip within tool flows.\" Available at http:\/\/standards.ieee.org\/, 2009."},{"key":"e_1_3_2_1_22_1","volume-title":"Introduction to Algorithms","author":"Cormen T. H.","year":"2002","unstructured":"T. H. Cormen , C. E. Leiserson , R. L. Rivest , and C. Stien , Introduction to Algorithms . CRC Press , illustrated ed., 2002 . T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stien, Introduction to Algorithms. CRC Press, illustrated ed., 2002."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488761"},{"key":"e_1_3_2_1_24_1","volume-title":"Rapid runtime estimation methods for pipelined mpsocs,\" in DATE '10: Proceedings of the conference on Design, automation and test in Europe","author":"Javaid H.","year":"2010","unstructured":"H. Javaid , A. Janapsatya , M. S. Haque , and S. Parameswaran , \" Rapid runtime estimation methods for pipelined mpsocs,\" in DATE '10: Proceedings of the conference on Design, automation and test in Europe , 2010 . H. Javaid, A. Janapsatya, M. S. Haque, and S. Parameswaran, \"Rapid runtime estimation methods for pipelined mpsocs,\" in DATE '10: Proceedings of the conference on Design, automation and test in Europe, 2010."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.35"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593138","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:23Z","timestamp":1750230083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593138"}},"subtitle":["A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":25,"alternative-id":["10.1145\/2593069.2593138","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593138","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}