{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:07Z","timestamp":1750306687323,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593179","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC"],"prefix":"10.1145","author":[{"given":"Mark Po-Hung","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent Wei-Hao","family":"Hsiao","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Yu","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"R. J. Baker. CMOS Circuit Design Layout and Simulation. Wiley-IEEE Press 3 edition 2010.   R. J. Baker. CMOS Circuit Design Layout and Simulation. Wiley-IEEE Press 3 edition 2010.","DOI":"10.1002\/9780470891179"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035587"},{"key":"e_1_3_2_1_3_1","unstructured":"T. H. Cormen C. E. Leiserson R. L. Rivest and C. Stein. Introduction to Algorithms. the MIT Press 3 edition 2009.   T. H. Cormen C. E. Leiserson R. L. Rivest and C. Stein. Introduction to Algorithms. the MIT Press 3 edition 2009."},{"volume-title":"Addison-Wesley","year":"1989","author":"Goldberg D. E.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488740"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339445"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEC.2004.1374505"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429520"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024847"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026537"},{"issue":"23","key":"e_1_3_2_1_12_1","first-page":"32","article-title":"Common-centroid capacitor layout generation considering device matching and parasitic minimization","volume":"30","author":"Lin M. P.-H.","year":"2013","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"key":"e_1_3_2_1_14_1","unstructured":"B. Raszvi. Design of Analog CMOS Integrated Circuits. McGraw-Hill Science 1 edition 2000.  B. Raszvi. Design of Analog CMOS Integrated Circuits. McGraw-Hill Science 1 edition 2000."},{"key":"e_1_3_2_1_15_1","unstructured":"G. Roberts F. Taenzler and M. Burns. An Introduction to Mixed-Signal IC Test and Measurement. Oxford University Press 2 edition 2011.  G. Roberts F. Taenzler and M. Burns. An Introduction to Mixed-Signal IC Test and Measurement. Oxford University Press 2 edition 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/882452.874510"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118111"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593179","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:24Z","timestamp":1750230084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593179"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":17,"alternative-id":["10.1145\/2593069.2593179","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593179","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}