{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:31Z","timestamp":1763468191708,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593183","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Post-Silicon Validation of the IBM POWER8 Processor"],"prefix":"10.1145","author":[{"given":"Amir","family":"Nahir","sequence":"first","affiliation":[{"name":"IBM Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj","family":"Dusanapudi","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shakti","family":"Kapoor","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Reick","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Roesner","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klaus-Dieter","family":"Schubert","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keith","family":"Sharp","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Wetli","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"OpenPOWER announcement. http:\/\/www-03.ibm.com\/press\/us\/en\/pressrelease\/41684.wss. Accessed: 2013-11-18.  OpenPOWER announcement. http:\/\/www-03.ibm.com\/press\/us\/en\/pressrelease\/41684.wss. Accessed: 2013-11-18."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024916"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189394"},{"key":"e_1_3_2_1_5_1","volume-title":"Haifa Verification Conference","author":"Adir A.","year":"2010","unstructured":"A. Adir , A. Nahir , A. Ziv , C. Meissner , and J. Schumann . Reaching coverage closure in post-silicon validation . In Haifa Verification Conference , 2010 . A. Adir, A. Nahir, A. Ziv, C. Meissner, and J. Schumann. Reaching coverage closure in post-silicon validation. In Haifa Verification Conference, 2010."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054910"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898827"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_37"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024821"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/581339.581397"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164964"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297671"},{"volume-title":"Random test generators for microprocessor design validation","author":"Storm J.","key":"e_1_3_2_1_13_1","unstructured":"J. Storm . Random test generators for microprocessor design validation . http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/53-rand-test-gen-validation-1530392.pdf, 2006. Accessed: 2013-09-01. J. Storm. Random test generators for microprocessor design validation. http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/53-rand-test-gen-validation-1530392.pdf, 2006. Accessed: 2013-09-01."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593183","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:24Z","timestamp":1750230084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593183"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":13,"alternative-id":["10.1145\/2593069.2593183","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593183","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}