{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:07Z","timestamp":1750306687243,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593185","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Power management through DVFS and dynamic body biasing in FD-SOI circuits"],"prefix":"10.1145","author":[{"given":"Yeter","family":"Akgul","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, F-38000 Grenoble, France CEA, LETI, MINATEC Campus, F-38054 Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diego","family":"Puschini","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, F-38000 Grenoble, France CEA, LETI, MINATEC Campus, F-38054 Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suzanne","family":"Lesecq","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, F-38000 Grenoble, France CEA, LETI, MINATEC Campus, F-38054 Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edith","family":"Beign\u00e9","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, F-38000 Grenoble, France CEA, LETI, MINATEC Campus, F-38054 Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Miro-Panades","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, F-38000 Grenoble, France CEA, LETI, MINATEC Campus, F-38054 Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Benoit","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier 2, 161 rue Ada, F-34095 Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier 2, 161 rue Ada, F-34095 Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Power and Timing Modeling","author":"Akgul Y.","year":"2013","unstructured":"Y. Akgul , D. Puschini , S. Lesecq , E. Beigne , P. Benoit , and L. Torres . Methodology for power mode selection in fd-soi circuits with dvfs and dynamic body biasing . In Power and Timing Modeling , Optimization and Simulation (PATMOS) , 2013 . Y. Akgul, D. Puschini, S. Lesecq, E. Beigne, P. Benoit, and L. Torres. Methodology for power mode selection in fd-soi circuits with dvfs and dynamic body biasing. In Power and Timing Modeling, Optimization and Simulation (PATMOS), 2013."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981331"},{"issue":"2","key":"e_1_3_2_1_3_1","first-page":"112","article-title":"A property of convex piecewise linear functions with applications to mathematical programming","volume":"9","author":"Bereanu B.","year":"1965","unstructured":"B. Bereanu . A property of convex piecewise linear functions with applications to mathematical programming . Unternehmensforschung , 9 ( 2 ): 112 -- 119 , 1965 . B. Bereanu. A property of convex piecewise linear functions with applications to mathematical programming. Unternehmensforschung, 9(2):112--119, 1965.","journal-title":"Unternehmensforschung"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594284"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.53"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.57"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280894"},{"key":"e_1_3_2_1_8_1","volume-title":"Automation and Test in Europe (DATE)","author":"Kim C.","year":"2002","unstructured":"C. Kim and K. Roy . Dynamic vth scaling scheme for active leakage power reduction. In Design , Automation and Test in Europe (DATE) , 2002 . C. Kim and K. Roy. Dynamic vth scaling scheme for active leakage power reduction. In Design, Automation and Test in Europe (DATE), 2002."},{"key":"e_1_3_2_1_9_1","volume-title":"18th Int","author":"Lesecq S.","year":"2011","unstructured":"S. Lesecq , D. Puschini , E. Beigne , P. Vivet , and Y. Akgul . Low-cost and robust control of a dfll for multi-processor system-on-chip . In 18th Int . Federation of Automatic Control (IFAC) , 2011 . S. Lesecq, D. Puschini, E. Beigne, P. Vivet, and Y. Akgul. Low-cost and robust control of a dfll for multi-processor system-on-chip. In 18th Int. Federation of Automatic Control (IFAC), 2011."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485518"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065815"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041336"},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC). Digest of Technical Papers","author":"Tschanz J.","year":"2002","unstructured":"J. Tschanz , J. Kao , S. Narendra , R. Nair , D. Antoniadis , A. Chandrakasan , and V. De . Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage . In IEEE Int. Solid-State Circuits Conf. (ISSCC). Digest of Technical Papers , 2002 . J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. In IEEE Int. Solid-State Circuits Conf. (ISSCC). Digest of Technical Papers, 2002."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228539"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757509"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(01)00191-3"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593185","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:24Z","timestamp":1750230084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593185"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":18,"alternative-id":["10.1145\/2593069.2593185","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593185","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}