{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:43:25Z","timestamp":1780577005524,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593191","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes"],"prefix":"10.1145","author":[{"given":"Parthasarathy M. B.","family":"Rao","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mojtaba","family":"Ebrahimi","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Razi","family":"Seyyedi","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"e_1_3_2_1_3_1","unstructured":"P. Dorsey. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity bandwidth and power efficiency. Xilinx White Paper: Virtex-7 FPGAs 2010.  P. Dorsey. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity bandwidth and power efficiency. Xilinx White Paper: Virtex-7 FPGAs 2010."},{"key":"e_1_3_2_1_4_1","volume-title":"Corp. Meeting the Performance and Power Imperative of the Zettabyte Era with Generation 10","year":"2013"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488858"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"e_1_3_2_1_8_1","unstructured":"C. Carmichael. Triple module redundancy design techniques for Virtex FPGAs. Xilinx Application Note XAPP197 2001.  C. Carmichael. Triple module redundancy design techniques for Virtex FPGAs. Xilinx Application Note XAPP197 2001."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2213102"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382552"},{"key":"e_1_3_2_1_11_1","volume-title":"DATE","author":"Gill B.S.","year":"2007"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"M. Berg etal Effectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: Design test and analysis. TNS 55(4) 2008.  M. Berg et al. Effectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: Design test and analysis. TNS 55(4) 2008.","DOI":"10.1109\/TNS.2008.2001422"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548910"},{"key":"e_1_3_2_1_14_1","unstructured":"L. Jones. Single event upset (SEU) detection and correction using Virtex-4 devices. Xilinx Application Note XAPP714 2007.  L. Jones. Single event upset (SEU) detection and correction using Virtex-4 devices. Xilinx Application Note XAPP714 2007."},{"key":"e_1_3_2_1_15_1","first-page":"0","article-title":"Enhancing Robust SEU Mitigation with 28-nm FPGAs","volume":"01135","author":"Altera Corp","year":"2010","journal-title":"Altera White Paper WP-"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2095435"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2010.5637493"},{"key":"e_1_3_2_1_18_1","unstructured":"LogiCORE IP Soft Error Mitigation Controller v3.4. Product Guide PG036 2012.  LogiCORE IP Soft Error Mitigation Controller v3.4. Product Guide PG036 2012."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1207923"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5385-9"},{"key":"e_1_3_2_1_21_1","unstructured":"Jedec89c http:\/\/www.jedec.org\/standards-documents.  Jedec89c http:\/\/www.jedec.org\/standards-documents."},{"key":"e_1_3_2_1_22_1","volume-title":"File and Storage Technologies","author":"Plank J.","year":"2005"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/263876.263881"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009727"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/762476.762480"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315642"},{"key":"e_1_3_2_1_27_1","volume-title":"DATE","author":"Ebrahimi M.","year":"2011"},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx Corp. Virtex-6 FPGA Configuration. User Guide UG360 (V3.6) 2013.  Xilinx Corp. Virtex-6 FPGA Configuration. User Guide UG360 (V3.6) 2013."},{"key":"e_1_3_2_1_29_1","unstructured":"K. Chapman. SEU Strategies for Virtex-5 Devices. Application Note XAPP864 (v2.0) 2010.  K. Chapman. SEU Strategies for Virtex-5 Devices. Application Note XAPP864 (v2.0) 2010."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","location":"San Francisco CA USA","acronym":"DAC '14","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593191","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:10Z","timestamp":1750230070000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":29,"alternative-id":["10.1145\/2593069.2593191","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593191","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}