{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:06:41Z","timestamp":1761581201481,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593207","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Row Based Dual-VDD Island Generation and Placement"],"prefix":"10.1145","author":[{"given":"Hua","family":"Xiang","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haifeng","family":"Qian","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching","family":"Zhou","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Shiang","family":"Lin","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fanchieh","family":"Yee","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Sullivan","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pong-Fei","family":"Lu","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/3113610.3113926"},{"key":"e_1_3_2_1_2_1","volume-title":"Network Flows","author":"Ahuja R.K.","year":"1993","unstructured":"R.K. Ahuja , T.L. Magnanti , and J.B. Orlin , Network Flows , Prentice Hall , 1993 . R.K. Ahuja, T.L. Magnanti, and J.B. Orlin, Network Flows, Prentice Hall, 1993."},{"key":"e_1_3_2_1_3_1","volume-title":"Patent No. US20120110532 A1","author":"Alpert C.J.","year":"2012","unstructured":"C.J. Alpert , Z. Li , G.-J. Nam , D.A. Papa , C.N. Sze , N. Viswanathan, Latch clustering with proximity to local clock buffers , Patent No. US20120110532 A1 , 2012 . C.J. Alpert, Z. Li, G.-J. Nam, D.A. Papa, C.N. Sze, N. Viswanathan, Latch clustering with proximity to local clock buffers, Patent No. US20120110532 A1, 2012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.1.267"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233632"},{"key":"e_1_3_2_1_6_1","unstructured":"T. Cormen C. Leiserson R. Rivest and C. Stein Introduction to Algorithms the MIT press.  T. Cormen C. Leiserson R. Rivest and C. Stein Introduction to Algorithms the MIT press."},{"key":"e_1_3_2_1_7_1","first-page":"B2","volume":"111","author":"Correale A.","year":"2006","unstructured":"A. Correale , D.S. Kung , D.T. Lamb , Z. Pan , R. Puri and D. Wallach , Multiple voltage integrated circuit and design method therefore, Patent No. US7 , 111 ,266 B2 , Sep , 2006 . A. Correale, D.S. Kung, D.T. Lamb, Z. Pan, R. Puri and D. Wallach, Multiple voltage integrated circuit and design method therefore, Patent No. US7,111,266 B2, Sep, 2006.","journal-title":"US7"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/321941.321942"},{"key":"e_1_3_2_1_9_1","volume-title":"ASPDAC","author":"Guo L.","year":"2007","unstructured":"L. Guo , Y. Cai , Q. Zhou , and X. Hong , Logic and layout aware voltage island generation for low power design . ASPDAC , 2007 . L. Guo, Y. Cai, Q. Zhou, and X. Hong, Logic and layout aware voltage island generation for low power design. ASPDAC, 2007."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02579150"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233579"},{"key":"e_1_3_2_1_12_1","volume-title":"ICCAD","author":"Lee W.-P.","year":"2007","unstructured":"W.-P. Lee , H.-Y. Liu , and Y.- W. Chang, An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning . ICCAD , 2007 . W.-P. Lee, H.-Y. Liu, and Y.-W. Chang, An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning. ICCAD, 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2071356.2071360"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118437"},{"key":"e_1_3_2_1_15_1","volume-title":"ICCAD","author":"Ma Q.","year":"2007","unstructured":"Q. Ma , and E. F. Y. Young , Voltage island-driven floorplanning . ICCAD , 2007 . Q. Ma, and E. F. Y. Young, Voltage island-driven floorplanning. ICCAD, 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488872"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309872"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561947"},{"key":"e_1_3_2_1_19_1","volume-title":"ICCAD","author":"Wu H.","year":"2005","unstructured":"H. Wu , I.M. Liu , D.F. Wong and Y. Wang , Post-placement voltage island generation under performance requirement . ICCAD , 2005 . H. Wu, I.M. Liu, D.F. Wong and Y. Wang, Post-placement voltage island generation under performance requirement. ICCAD, 2005."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147023"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888270"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278600"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":22,"alternative-id":["10.1145\/2593069.2593207","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593207","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}