{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:01Z","timestamp":1750306681160,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593212","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Secure Memristor-based Main Memory"],"prefix":"10.1145","author":[{"given":"Sachhidh","family":"Kannan","sequence":"first","affiliation":[{"name":"NYU Polytechnic School of Engineering, Dept. of Electrical and Computer Engineering Brooklyn, New York"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[{"name":"NYU Polytechnic School of Engineering, Dept. of Electrical and Computer Engineering Brooklyn, New York"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"NYU, Abu Dhabi, Dept. of Engineering Abu Dhabi, UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"July","author":"Hutchby J.","year":"2010","unstructured":"J. Hutchby and M. Garner , \" Assessment of the potential and maturity of selected emerging research memory technologies,\" International Technology Roadmap for Semiconductors , July 2010 , http:\/\/www.itrs.net. J. Hutchby and M. Garner, \"Assessment of the potential and maturity of selected emerging research memory technologies,\" International Technology Roadmap for Semiconductors, July 2010, http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_3_2_1_3_1","unstructured":"Micron \"About phase change memory \" http:\/\/www.micron.com\/products\/phase-change-memory.  Micron \"About phase change memory \" http:\/\/www.micron.com\/products\/phase-change-memory."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.80"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_7_1","first-page":"449","article-title":"Enhancing the security in the memory management unit","volume":"1","author":"Gilmont T.","year":"1999","unstructured":"T. Gilmont , J. Legat , and J. J. Quisquater , \" Enhancing the security in the memory management unit ,\" Proceedings of EUROMICRO Conference , vol. 1 , pp. 449 -- 446 , 1999 . T. Gilmont, J. Legat, and J. J. Quisquater, \"Enhancing the security in the memory management unit,\" Proceedings of EUROMICRO Conference, vol. 1, pp. 449--446, 1999.","journal-title":"Proceedings of EUROMICRO Conference"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337174"},{"issue":"157","key":"e_1_3_2_1_10_1","first-page":"167","article-title":"Retention-aware placement in dram (rapid): Software methods for quasi-non-volatile dram","author":"Venkatesan R.","year":"2006","unstructured":"R. Venkatesan , \" Retention-aware placement in dram (rapid): Software methods for quasi-non-volatile dram ,\" in Int'l Symp. on High Performance Computer Architecture , no. 157 -- 167 , 2006 . R. Venkatesan et al., \"Retention-aware placement in dram (rapid): Software methods for quasi-non-volatile dram,\" in Int'l Symp. on High Performance Computer Architecture, no. 157--167, 2006.","journal-title":"Int'l Symp. on High Performance Computer Architecture"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/APTC.2008.8"},{"key":"e_1_3_2_1_12_1","first-page":"323","article-title":"Design and analysis of crossbar circuits for molecular nanoelectronics","author":"Ziegler M.","year":"2002","unstructured":"M. Ziegler and M. Stan , \" Design and analysis of crossbar circuits for molecular nanoelectronics ,\" in IEEE Conf. on Nanotechnology , 2002 , pp. 323 -- 327 . M. Ziegler and M. Stan, \"Design and analysis of crossbar circuits for molecular nanoelectronics,\" in IEEE Conf. on Nanotechnology, 2002, pp. 323--327.","journal-title":"IEEE Conf. on Nanotechnology"},{"issue":"23","key":"e_1_3_2_1_13_1","first-page":"102","article-title":"al, \"High switching endurance in taox memristive devices","volume":"97","author":"J. J.","year":"2010","unstructured":"J. J. Yang et. al, \"High switching endurance in taox memristive devices ,\" Applied Physics Letters , vol. 97 , no. 23 , pp. 232 102 -- 103 , 2010 . J. J. Yang et. al, \"High switching endurance in taox memristive devices,\" Applied Physics Letters, vol. 97, no. 23, pp. 232 102--3, 2010.","journal-title":"Applied Physics Letters"},{"key":"e_1_3_2_1_14_1","volume-title":"Secure pseudo-random bit sequence generation using coupled linear congruential generators,\" in Int'l Symp. on Circuits and Sys","author":"Katti R. S.","year":"2008","unstructured":"R. S. Katti and R. G. Kavasseri , \" Secure pseudo-random bit sequence generation using coupled linear congruential generators,\" in Int'l Symp. on Circuits and Sys ., 2008 . R. S. Katti and R. G. Kavasseri, \"Secure pseudo-random bit sequence generation using coupled linear congruential generators,\" in Int'l Symp. on Circuits and Sys., 2008."},{"key":"e_1_3_2_1_15_1","article-title":"Team--threshold adaptive memristor model","author":"Kvatinsky S.","year":"2012","unstructured":"S. Kvatinsky , \" Team--threshold adaptive memristor model ,\" IEEE Trans. on Circuits and Sys. , April 2012 . S. Kvatinsky et al., \"Team--threshold adaptive memristor model,\" IEEE Trans. on Circuits and Sys., April 2012.","journal-title":"IEEE Trans. on Circuits and Sys."},{"key":"e_1_3_2_1_16_1","unstructured":"\"Fico xpress optimization suite. {online}.\" \"http:\/\/www.fico.com\/en\/Products\/DMTools\/Pages\/FICO-Xpress-Optimization-Suite.aspx\".  \"Fico xpress optimization suite. {online}.\" \"http:\/\/www.fico.com\/en\/Products\/DMTools\/Pages\/FICO-Xpress-Optimization-Suite.aspx\"."},{"key":"e_1_3_2_1_17_1","unstructured":"A. Rukhin etal \"A statistical test suite for random and pseudorandom number generators for cryptographic applications \" NIST.  A. Rukhin et al \"A statistical test suite for random and pseudorandom number generators for cryptographic applications \" NIST."},{"key":"e_1_3_2_1_18_1","volume-title":"A","author":"Loh G. H.","year":"2009","unstructured":"G. H. Loh , \" Zesto: A cycle-level simulator for highly detailed microarchitecture exploration,\" in IEEE Int'l Conf. on the Performance Analysis of Software and Systems , A 2009 . G. H. Loh et al., \"Zesto: A cycle-level simulator for highly detailed microarchitecture exploration,\" in IEEE Int'l Conf. on the Performance Analysis of Software and Systems, A 2009."},{"key":"e_1_3_2_1_19_1","unstructured":"S. P. E. Corporation \"SPEC2006 benchmark v1.2 \" http:\/\/www.spec.org\/cpu2006\/ 2011.  S. P. E. Corporation \"SPEC2006 benchmark v1.2 \" http:\/\/www.spec.org\/cpu2006\/ 2011."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593212","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593212"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":18,"alternative-id":["10.1145\/2593069.2593212","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593212","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}