{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:01Z","timestamp":1750306681349,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593214","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["SHiFA"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Fattah","sequence":"first","affiliation":[{"name":"University of Turku, Turku, Finland"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[{"name":"University of Enna, Kore, Italy"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Yield enhancement \" International Technology Roadmap for Semiconductors 2011.  \"Yield enhancement \" International Technology Roadmap for Semiconductors 2011."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_3_1","volume-title":"Morgan Kaufmann","author":"Koren I.","year":"2010","unstructured":"I. Koren and C. M. Krishna , Fault-tolerant systems . Morgan Kaufmann , 2010 . I. Koren and C. M. Krishna, Fault-tolerant systems. Morgan Kaufmann, 2010."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"e_1_3_2_1_5_1","volume-title":"A highly resilient routing algorithm for fault-tolerant NoCs,\" in DATE","author":"Fick D.","year":"2009","unstructured":"D. Fick , \" A highly resilient routing algorithm for fault-tolerant NoCs,\" in DATE , 2009 . D. Fick et al., \"A highly resilient routing algorithm for fault-tolerant NoCs,\" in DATE, 2009."},{"key":"e_1_3_2_1_6_1","volume-title":"NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults,\" in ASP-DAC","author":"Pasricha S.","year":"2011","unstructured":"S. Pasricha and Y. Zou , \" NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults,\" in ASP-DAC , 2011 . S. Pasricha and Y. Zou, \"NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults,\" in ASP-DAC, 2011."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392777"},{"key":"e_1_3_2_1_8_1","volume-title":"On the design and analysis of fault tolerant NoC architecture using spare routers,\" in ASP-DAC","author":"Chang Y.-C.","year":"2011","unstructured":"Y.-C. Chang , \" On the design and analysis of fault tolerant NoC architecture using spare routers,\" in ASP-DAC , 2011 . Y.-C. Chang et al., \"On the design and analysis of fault tolerant NoC architecture using spare routers,\" in ASP-DAC, 2011."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488782"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488942"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039392"},{"key":"e_1_3_2_1_13_1","volume-title":"IET","author":"Hosseinabady M.","year":"2012","unstructured":"M. Hosseinabady and J. Nunez-Yanez , \" Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles,\" Computers Digital Techniques , IET , 2012 . M. Hosseinabady and J. Nunez-Yanez, \"Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles,\" Computers Digital Techniques, IET, 2012."},{"key":"e_1_3_2_1_14_1","volume-title":"A divide and conquer based distributed run-time mapping methodology for many-core platforms,\" in DATE","author":"Anagnostopoulos I.","year":"2012","unstructured":"I. Anagnostopoulos , \" A divide and conquer based distributed run-time mapping methodology for many-core platforms,\" in DATE , 2012 . I. Anagnostopoulos et al., \"A divide and conquer based distributed run-time mapping methodology for many-core platforms,\" in DATE, 2012."},{"key":"e_1_3_2_1_15_1","volume-title":"FARM: Fault-Aware Resource Management in NoC-Based Multiprocessor Platforms,\" in DATE","author":"Chou C.-L.","year":"2011","unstructured":"C.-L. Chou and R. Marculescu , \" FARM: Fault-Aware Resource Management in NoC-Based Multiprocessor Platforms,\" in DATE , 2011 . C.-L. Chou and R. Marculescu, \"FARM: Fault-Aware Resource Management in NoC-Based Multiprocessor Platforms,\" in DATE, 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999967"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228398"},{"key":"e_1_3_2_1_18_1","volume-title":"Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs,\" in RSP","author":"Das A.","year":"2012","unstructured":"A. Das and A. Kumar , \" Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs,\" in RSP , 2012 . A. Das and A. Kumar, \"Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs,\" in RSP, 2012."},{"key":"e_1_3_2_1_19_1","volume-title":"An adaptive approach for online fault management in many-core architectures,\" in DATE","author":"Bolchini C.","year":"2012","unstructured":"C. Bolchini , A. Miele , and D. Sciuto , \" An adaptive approach for online fault management in many-core architectures,\" in DATE , 2012 . C. Bolchini, A. Miele, and D. Sciuto, \"An adaptive approach for online fault management in many-core architectures,\" in DATE, 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531805"},{"key":"e_1_3_2_1_22_1","first-page":"1","author":"Fattah M.","year":"2011","unstructured":"M. Fattah ReCoSoC. IEEE , 2011 , pp. 1 -- 3 . M. Fattah et al., \"Exploration of mpsoc monitoring and management systems,\" in ReCoSoC. IEEE, 2011, pp. 1--3.","journal-title":"ReCoSoC. IEEE"},{"key":"e_1_3_2_1_23_1","volume-title":"A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS,\" in ISSCC","author":"Howard J.","year":"2010","unstructured":"J. Howard , \" A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS,\" in ISSCC , 2010 . J. Howard et al., \"A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS,\" in ISSCC, 2010."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6089-0","volume-title":"Tabu Search","author":"Glover F.","year":"1997","unstructured":"F. Glover and M. Laguna , Tabu Search . Norwell, MA, USA : Kluwer Academic Publishers , 1997 . F. Glover and M. Laguna, Tabu Search. Norwell, MA, USA: Kluwer Academic Publishers, 1997."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.31"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.707547"},{"volume-title":"Task Graph Generator,\" URL: http:\/\/sourceforge.net\/projects\/taskgraphgen\/","year":"2010","key":"e_1_3_2_1_28_1","unstructured":"\"TGG : Task Graph Generator,\" URL: http:\/\/sourceforge.net\/projects\/taskgraphgen\/ , 2010 . \"TGG: Task Graph Generator,\" URL: http:\/\/sourceforge.net\/projects\/taskgraphgen\/, 2010."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","DOI":"10.2172\/800975","volume-title":"Processor allocation on Cplant: achieving general processor locality using one-dimensional allocation strategies,\" in Cluster Computing","author":"Leung V.","year":"2002","unstructured":"V. Leung , \" Processor allocation on Cplant: achieving general processor locality using one-dimensional allocation strategies,\" in Cluster Computing , 2002 . V. Leung et al., \"Processor allocation on Cplant: achieving general processor locality using one-dimensional allocation strategies,\" in Cluster Computing, 2002."},{"key":"e_1_3_2_1_31_1","volume-title":"Adjustable Contiguity of Run-Time Task Allocation in Networked Many-Core Systems,\" in ASP-DAC","author":"Fattah M.","year":"2014","unstructured":"M. Fattah , \" Adjustable Contiguity of Run-Time Task Allocation in Networked Many-Core Systems,\" in ASP-DAC , 2014 . M. Fattah et al., \"Adjustable Contiguity of Run-Time Task Allocation in Networked Many-Core Systems,\" in ASP-DAC, 2014."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"S. Shamshiri A.-A. Ghofrani and K.-T. Cheng \"End-to-end error correction and online diagnosis for on-chip networks \" in ITC 2011.  S. Shamshiri A.-A. Ghofrani and K.-T. Cheng \"End-to-end error correction and online diagnosis for on-chip networks \" in ITC 2011.","DOI":"10.1109\/TEST.2011.6139156"},{"key":"e_1_3_2_1_33_1","volume-title":"CoNA: Dynamic Application Mapping for Congestion Reduction in Many-Core Systems,\" in ICCD","author":"Fattah M.","year":"2012","unstructured":"M. Fattah , \" CoNA: Dynamic Application Mapping for Congestion Reduction in Many-Core Systems,\" in ICCD , 2012 . M. Fattah et al., \"CoNA: Dynamic Application Mapping for Congestion Reduction in Many-Core Systems,\" in ICCD, 2012."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"e_1_3_2_1_35_1","unstructured":"S. Murali and G. De Micheli \"Bandwidth-constrained mapping of cores onto noc architectures \" in DATE 2004.   S. Murali and G. De Micheli \"Bandwidth-constrained mapping of cores onto noc architectures \" in DATE 2004."},{"key":"e_1_3_2_1_36_1","volume-title":"Noxim: Network-on-chip simulator,\" URL: http:\/\/sourceforge.net\/projects\/noxim","author":"Fazzino F.","year":"2008","unstructured":"F. Fazzino , M. Palesi , and D. Patti , \" Noxim: Network-on-chip simulator,\" URL: http:\/\/sourceforge.net\/projects\/noxim , 2008 . F. Fazzino, M. Palesi, and D. Patti, \"Noxim: Network-on-chip simulator,\" URL: http:\/\/sourceforge.net\/projects\/noxim, 2008."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_3_2_1_38_1","volume-title":"Mapping of MPEG-4 decoding on a flexible architecture platform,\" Media Processors","author":"van der Tol E. B.","year":"2002","unstructured":"E. B. van der Tol and E. G. Jaspers , \" Mapping of MPEG-4 decoding on a flexible architecture platform,\" Media Processors , 2002 . E. B. van der Tol and E. G. Jaspers, \"Mapping of MPEG-4 decoding on a flexible architecture platform,\" Media Processors, 2002."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540722"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"e_1_3_2_1_41_1","volume-title":"Al-Dujaily et al., \"Run-time deadlock detection in networks-on-chip using coupled transitive closure networks,\" in DATE","author":"R.","year":"2011","unstructured":"R. Al-Dujaily et al., \"Run-time deadlock detection in networks-on-chip using coupled transitive closure networks,\" in DATE , 2011 . R. Al-Dujaily et al., \"Run-time deadlock detection in networks-on-chip using coupled transitive closure networks,\" in DATE, 2011."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593214","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593214"}},"subtitle":["System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":41,"alternative-id":["10.1145\/2593069.2593214","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593214","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}