{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:59:16Z","timestamp":1766066356651,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593220","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System"],"prefix":"10.1145","author":[{"given":"Wujie","family":"Wen","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaojun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengjie","family":"Mao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"239","article-title":"A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs,\" in 15th HPCA","author":"Sun G.","year":"2009","journal-title":"IEEE"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"first-page":"131","volume-title":"Oct 2013","author":"Niu D.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"e_1_3_2_1_8_1","first-page":"47","article-title":"A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions","author":"Ishigaki T.","year":"2010","journal-title":"VLSIT"},{"key":"e_1_3_2_1_9_1","unstructured":"J. Wiley and Sons Error Correction Coding: Mathematical Methods and Algorithms 2005.   J. Wiley and Sons Error Correction Coding: Mathematical Methods and Algorithms 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"first-page":"79","volume-title":"Jan 2012","author":"Niu D.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","first-page":"429","article-title":"Unleashing the Potential of MLC STT-RAM Caches","author":"Bi X.","year":"2013","journal-title":"ICCAD"},{"key":"e_1_3_2_1_14_1","first-page":"459","article-title":"A novel nonvolatile memory with Spin torque transfer magnetization switching: Spin-RAM","author":"Hosomi M.","year":"2005","journal-title":"IEDM"},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors","author":"Wen W.","year":"2013","journal-title":"ICCAD"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1142\/S2010324712400073"},{"issue":"3","key":"e_1_3_2_1_17_1","first-page":"507","article-title":"Thermal Fluctuation Effects on Spin Torque Induced Switching: Mean and Variations","volume":"103","author":"Wang X.","year":"2008","journal-title":"JAP"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228580"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2203589"},{"key":"e_1_3_2_1_20_1","unstructured":"P. T. M. (PTM) \"http:\/\/www.eas.asu.edu\/ptm\/ \" ASU.  P. T. M. (PTM) \"http:\/\/www.eas.asu.edu\/ptm\/ \" ASU."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"e_1_3_2_1_22_1","first-page":"380","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"Qureshi M.","year":"2012","journal-title":"ISCA"},{"key":"e_1_3_2_1_23_1","unstructured":"M. Simulator \"http:\/\/code.google.com\/p\/macsim\/.\"  M. Simulator \"http:\/\/code.google.com\/p\/macsim\/.\""},{"key":"e_1_3_2_1_24_1","unstructured":"Atom \"http:\/\/ark.intel.com\/products\/family\/29035.\"  Atom \"http:\/\/ark.intel.com\/products\/family\/29035.\""},{"volume-title":"CPU2006","year":"2006","author":"S.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"issue":"7","key":"e_1_3_2_1_28_1","first-page":"994","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","volume":"31","author":"Dong X.","year":"2012","journal-title":"IEEE TCAD"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593220","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593220"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":28,"alternative-id":["10.1145\/2593069.2593220","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593220","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}