{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:01Z","timestamp":1750306681258,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2593242","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["VIX"],"prefix":"10.1145","author":[{"given":"Supriya","family":"Rao","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan"}]},{"given":"Supreet","family":"Jeloka","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan"}]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan"}]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654112"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522335"},{"key":"e_1_3_2_1_6_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_8_1","author":"Ford L. R.","year":"1956","unstructured":"L. R. Ford and D. R. Fulkerson . Maximal flow through a network. Canadian Journal of Mathematics , 1956 . L. R. Ford and D. R. Fulkerson. Maximal flow through a network. Canadian Journal of Mathematics, 1956.","journal-title":"Maximal flow through a network. Canadian Journal of Mathematics"},{"key":"e_1_3_2_1_9_1","volume-title":"Symposium on High Performance Interconnects (Hot Interconnects)","author":"Galles M.","year":"1996","unstructured":"M. Galles . Scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip . In Symposium on High Performance Interconnects (Hot Interconnects) , 1996 . M. Galles. Scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip. In Symposium on High Performance Interconnects (Hot Interconnects), 1996."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.6"},{"key":"e_1_3_2_1_13_1","volume-title":"ICCD-25","author":"Kumary A.","year":"2007","unstructured":"A. Kumary , P. Kundu , A. Singh , L.-S. Peh , and N. Jha . A 4.6 tbits\/s 3.6 ghz single-cycle noc router with a novel switch allocator in 65nm cmos . In ICCD-25 , 2007 . A. Kumary, P. Kundu, A. Singh, L.-S. Peh, and N. Jha. A 4.6 tbits\/s 3.6 ghz single-cycle noc router with a novel switch allocator in 65nm cmos. In ICCD-25, 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155631"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605421"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006717"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"e_1_3_2_1_19_1","volume-title":"HPCA-7","author":"Peh L.-S.","year":"2001","unstructured":"L.-S. Peh and W. J. Dally . A delay model and speculative architecture for pipelined routers . In HPCA-7 , 2001 . L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In HPCA-7, 2001."},{"key":"e_1_3_2_1_20_1","volume-title":"ISSCC","author":"Satpathy S.","year":"2012","unstructured":"S. Satpathy , K. Sewell , T. Manville , Y.-P. Chen , R. G. Dreslinski , D. Sylvester , T. N. Mudge , and D. Blaauw . A 4.5tb\/s 3.4tb\/s\/w 64x64 switch fabric with self-updating least recently granted priority and quality of service arbitration in 45nm cmos . In ISSCC , 2012 . S. Satpathy, K. Sewell, T. Manville, Y.-P. Chen, R. G. Dreslinski, D. Sylvester, T. N. Mudge, and D. Blaauw. A 4.5tb\/s 3.4tb\/s\/w 64x64 switch fabric with self-updating least recently granted priority and quality of service arbitration in 45nm cmos. In ISSCC, 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.205650"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593242","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2593242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2593242"}},"subtitle":["Virtual Input Crossbar for Efficient Switch Allocation"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":21,"alternative-id":["10.1145\/2593069.2593242","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2593242","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}