{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:31Z","timestamp":1763468191714,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2596674","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking"],"prefix":"10.1145","author":[{"given":"Vasileios","family":"Kontorinis","sequence":"first","affiliation":[{"name":"Google and Department of Computer Science and Engineering, University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad K.","family":"Tavana","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad H.","family":"Hajkazemi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, George Mason University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Tezzaron semiconductor. In www.tezzaron.com.  Tezzaron semiconductor. In www.tezzaron.com."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169037"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/846214.846656"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331733"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"e_1_3_2_1_9_1","volume-title":"ISCA","author":"Kumar R.","year":"2004","unstructured":"R. Kumar Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance . In ISCA , June 2004 . R. Kumar et al. Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In ISCA, June 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127946"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416509"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859620"},{"key":"e_1_3_2_1_17_1","volume-title":"CMG","author":"Tullsen D.","year":"1996","unstructured":"D. Tullsen . Simulation and modeling of a simultaneous multithreading processor . In CMG , 1996 . D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In CMG, 1996."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815965"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2596674","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2596674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2596674"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":19,"alternative-id":["10.1145\/2593069.2596674","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2596674","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}