{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T11:09:47Z","timestamp":1767092987807,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2593069.2596682","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Monitoring Reliability in Embedded Processors - A Multi-layer View"],"prefix":"10.1145","author":[{"given":"Vikas","family":"Chandra","sequence":"first","affiliation":[{"name":"ARM R&D San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE Intl. Reliability Physics Symposium (IRPS)","author":"Chen M.","year":"2011","unstructured":"M. Chen A TDC-based Test Platform for Dynamic Circuit Aging Characterization,\" IEEE Intl. Reliability Physics Symposium (IRPS) , 2011 . M. Chen et al, \"A TDC-based Test Platform for Dynamic Circuit Aging Characterization,\" IEEE Intl. Reliability Physics Symposium (IRPS), 2011."},{"issue":"1","key":"e_1_3_2_1_3_1","article-title":"RazorII: In situ error detection and correction for PVT and SER tolerance","volume":"44","author":"Das S.","year":"2009","unstructured":"S. Das , \" RazorII: In situ error detection and correction for PVT and SER tolerance ,\" IEEE Journal of Solid-State Circuits (JSSC) , Vol. 44 , No. 1 , Jan. 2009 . S. Das et al, \"RazorII: In situ error detection and correction for PVT and SER tolerance,\" IEEE Journal of Solid-State Circuits (JSSC), Vol.44, No. 1, Jan. 2009.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596684"},{"issue":"7","key":"e_1_3_2_1_5_1","article-title":"In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations","volume":"42","author":"Eireiner M.","year":"2007","unstructured":"M. Eireiner , \" In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations ,\" IEEE Journal of Solid-State Circuits (JSSC), Vo . 42 , No. 7 , July 2007 . M. Eireiner et al, \"In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations,\" IEEE Journal of Solid-State Circuits (JSSC), Vo.42, No.7, July 2007.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC), Vo"},{"key":"e_1_3_2_1_6_1","volume-title":"Symposium on Microarchitecture","author":"Ernst D.","year":"2003","unstructured":"D. Ernst : A low-power pipeline based on circuit-level timing speculation,\" IEEE\/ACM Intl . Symposium on Microarchitecture , 2003 . D. Ernst et al, \"Razor: A low-power pipeline based on circuit-level timing speculation,\" IEEE\/ACM Intl. Symposium on Microarchitecture, 2003."},{"key":"e_1_3_2_1_7_1","volume-title":"Adaptive performance compensation with in-situ timing error prediction for subthreshold circuits,\" IEEE Custom Integrated Circuits Conference (CICC)","author":"Fuketa H.","year":"2009","unstructured":"H. Fuketa , \" Adaptive performance compensation with in-situ timing error prediction for subthreshold circuits,\" IEEE Custom Integrated Circuits Conference (CICC) , 2009 . H. Fuketa et al, \"Adaptive performance compensation with in-situ timing error prediction for subthreshold circuits,\" IEEE Custom Integrated Circuits Conference (CICC), 2009."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433996"},{"key":"e_1_3_2_1_9_1","volume-title":"Analog Circuit Reliability in Sub-32 Nanometer CMOS: Analysis and Mitigation,\" IEEE Design Automation and Test in Europe (DATE)","author":"Gielen G.","year":"2011","unstructured":"G. Gielen , \" Analog Circuit Reliability in Sub-32 Nanometer CMOS: Analysis and Mitigation,\" IEEE Design Automation and Test in Europe (DATE) , 2011 . G. Gielen et al, \"Analog Circuit Reliability in Sub-32 Nanometer CMOS: Analysis and Mitigation,\" IEEE Design Automation and Test in Europe (DATE), 2011."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596683"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.987122"},{"key":"e_1_3_2_1_12_1","volume-title":"Solid-state Circuits Conference (ISSCC)","author":"Kim S.","year":"2013","unstructured":"S. Kim : A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS,\" IEEE Intl . Solid-state Circuits Conference (ISSCC) , 2013 . S. Kim et al, \"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS,\" IEEE Intl. Solid-state Circuits Conference (ISSCC), 2013."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596694"},{"key":"e_1_3_2_1_14_1","volume-title":"Slackprobe: A low overhead in situ on-line timing slack monitoring methodology,\" IEEE Design Automation and Test in Europe (DATE)","author":"Lai L.","year":"2013","unstructured":"L. Lai , \" Slackprobe: A low overhead in situ on-line timing slack monitoring methodology,\" IEEE Design Automation and Test in Europe (DATE) , 2013 . L. Lai et al, \"Slackprobe: A low overhead in situ on-line timing slack monitoring methodology,\" IEEE Design Automation and Test in Europe (DATE), 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2390191.2390207"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.152"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353534.1346315"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228461"},{"key":"e_1_3_2_1_20_1","volume-title":"Reliability Physics Symposium (IRPS)","author":"Mintarno E.","year":"2013","unstructured":"E. Mintarno NBTI and PBTI Analysis for a sub-45nm Commercial Microprocessor,\" IEEE Intl . Reliability Physics Symposium (IRPS) , 2013 . E. Mintarno et al, \"Workload Dependent NBTI and PBTI Analysis for a sub-45nm Commercial Microprocessor,\" IEEE Intl. Reliability Physics Symposium (IRPS), 2013."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11802-9_31"},{"key":"e_1_3_2_1_23_1","volume-title":"Conference on Dependable Systems and Networks (DSN)","author":"Sahoo S. K.","year":"2008","unstructured":"S. K. Sahoo likely pragram invariants to detect hardware errors,\" it IEEE Intl . Conference on Dependable Systems and Networks (DSN) , 2008 . S. K. Sahoo et al, \"Using likely pragram invariants to detect hardware errors,\" it IEEE Intl. Conference on Dependable Systems and Networks (DSN), 2008."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"e_1_3_2_1_25_1","volume-title":"Statistical Aging under Dynamic Voltage Scaling: A Logarithmic Model Approach,\" IEEE Custom Integrated Circuits Conference (CICC)","author":"Velamala J. B.","year":"2012","unstructured":"J. B. Velamala , \" Statistical Aging under Dynamic Voltage Scaling: A Logarithmic Model Approach,\" IEEE Custom Integrated Circuits Conference (CICC) , 2012 . J. B. Velamala et al, \"Statistical Aging under Dynamic Voltage Scaling: A Logarithmic Model Approach,\" IEEE Custom Integrated Circuits Conference (CICC), 2012."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"e_1_3_2_1_27_1","volume-title":"Circuit Aging Prediction for Low Power Operation,\" IEEE CICC","author":"Zheng R.","year":"2009","unstructured":"R. Zheng , \" Circuit Aging Prediction for Low Power Operation,\" IEEE CICC , 2009 . R. Zheng et al, \"Circuit Aging Prediction for Low Power Operation,\" IEEE CICC, 2009."}],"event":{"name":"DAC '14: The 51st Annual Design Automation Conference 2014","sponsor":["EDAC Electronic Design Automation Consortium","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"San Francisco CA USA","acronym":"DAC '14"},"container-title":["Proceedings of the 51st Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2596682","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593069.2596682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:11Z","timestamp":1750230071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593069.2596682"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":27,"alternative-id":["10.1145\/2593069.2596682","10.1145\/2593069"],"URL":"https:\/\/doi.org\/10.1145\/2593069.2596682","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}