{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:52Z","timestamp":1750306852354,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,3]],"date-time":"2014-06-03T00:00:00Z","timestamp":1401753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,3]]},"DOI":"10.1145\/2593489.2593498","type":"proceedings-article","created":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T13:48:00Z","timestamp":1400593680000},"page":"38-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Compiling polychronous programs into conditional partial orders for ASIP synthesis"],"prefix":"10.1145","author":[{"given":"Mahesh","family":"Nanjundappa","sequence":"first","affiliation":[{"name":"Virginia Tech, USA"}]},{"given":"Sandeep K.","family":"Shukla","sequence":"additional","affiliation":[{"name":"Virginia Tech, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009926"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30494-4_20"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.97301"},{"key":"e_1_3_2_1_4_1","first-page":"261","article-title":"Polychrony for system design. Journal for Circuits","volume":"12","author":"Guernic P. L.","year":"2002","unstructured":"Guernic , P. L. , Guernic , P. L. , Talpin , J.-P. , pierre Talpin , J. , Lann , J.-C. L. , christophe Le Lann , J. , and Espresso , P . Polychrony for system design. Journal for Circuits , Systems and Computers 12 ( 2002 ), 261 \u2013 304 . Guernic, P. L., Guernic, P. L., Talpin, J.-P., pierre Talpin, J., Lann, J.-C. L., christophe Le Lann, J., and Espresso, P. Polychrony for system design. Journal for Circuits, Systems and Computers 12 (2002), 261\u2013304.","journal-title":"Systems and Computers"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899725"},{"key":"e_1_3_2_1_6_1","first-page":"1098","volume-title":"Proceedings of the 40th Midwest Symposium on (Aug","volume":"2","author":"Kountouris A.","year":"1997","unstructured":"Kountouris , A. , and Wolinski , C . A method for the generation of hdl code at the rtl level from a high-level formal specification language. In Circuits and Systems ,. Proceedings of the 40th Midwest Symposium on (Aug 1997 ), vol. 2 , pp. 1095\u2013 1098 . Kountouris, A., and Wolinski, C. A method for the generation of hdl code at the rtl level from a high-level formal specification language. In Circuits and Systems,. Proceedings of the 40th Midwest Symposium on (Aug 1997), vol. 2, pp. 1095\u20131098."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/501790.501808"},{"key":"e_1_3_2_1_8_1","unstructured":"Mathworks. Hdl coder : Generate verilog and vhdl code for fpga and asic designs http:\/\/www.mathworks.com\/products\/hdl-coder.  Mathworks. Hdl coder : Generate verilog and vhdl code for fpga and asic designs http:\/\/www.mathworks.com\/products\/hdl-coder."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2011.5970510"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.58"},{"key":"e_1_3_2_1_11_1","series-title":"Concurrent Systems Engineering Series","first-page":"378","volume-title":"CPA","author":"Singh S.","year":"2007","unstructured":"Singh , S. Hardware \/software synthesis and verification using esterel. In CPA ( 2007 ), A. A. McEwan, S. A. Schneider, W. Ifill, and P. H. Welch, Eds., vol. 65 of Concurrent Systems Engineering Series , IOS Press , pp. 371\u2013 378 . Singh, S. Hardware\/software synthesis and verification using esterel. In CPA (2007), A. A. McEwan, S. A. Schneider, W. Ifill, and P. H. Welch, Eds., vol. 65 of Concurrent Systems Engineering Series, IOS Press, pp. 371\u2013378."}],"event":{"name":"ICSE '14: 36th International Conference on Software Engineering","sponsor":["SIGSOFT ACM Special Interest Group on Software Engineering","TCSE IEEE Computer Society's Tech. Council on Software Engin."],"location":"Hyderabad India","acronym":"ICSE '14"},"container-title":["Proceedings of the 2nd FME Workshop on Formal Methods in Software Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593489.2593498","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2593489.2593498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:22Z","timestamp":1750234222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2593489.2593498"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,3]]},"references-count":11,"alternative-id":["10.1145\/2593489.2593498","10.1145\/2593489"],"URL":"https:\/\/doi.org\/10.1145\/2593489.2593498","relation":{},"subject":[],"published":{"date-parts":[[2014,6,3]]},"assertion":[{"value":"2014-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}