{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:37Z","timestamp":1750306837106,"version":"3.41.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["702628","856039"],"award-info":[{"award-number":["702628","856039"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,4]]},"abstract":"<jats:p>Existing threshold logic synthesis methods decompose larger input functions into smaller input functions and perform synthesis for them. It is shown that significantly larger input functions can be synthesized by implementing the existing methods in an implicant-implicit manner. Experimental results on the ISCAS 85 benchmarks show that this impacts the synthesis cost, which drops significantly. More specifically, as the size of the functions that can be handled by the synthesis algorithm increases, the number of threshold logic gates required to implement very large input functions decreases. In addition, the total weight decreases and the performance is improved.<\/jats:p>","DOI":"10.1145\/2597175","type":"journal-article","created":{"date-parts":[[2014,5,2]],"date-time":"2014-05-02T13:45:52Z","timestamp":1399038352000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms"],"prefix":"10.1145","volume":"10","author":[{"given":"Ashok Kumar","family":"Palaniswamy","sequence":"first","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}]}],"member":"320","published-online":{"date-parts":[[2014,5,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1018419.1019651"},{"key":"e_1_2_1_2_1","first-page":"489","article-title":"Differential implementations of threshold logic gates","volume":"2","author":"Beiu V.","year":"2003","unstructured":"V. Beiu , J. M. Quintana , M. J. Avedilo , and R. Andonie . 2003 . Differential implementations of threshold logic gates . In Proceedings of the International Symposium on Signals, Circuits and Systems. 2 , 489 -- 492 . V. Beiu, J. M. Quintana, M. J. Avedilo, and R. Andonie. 2003. Differential implementations of threshold logic gates. In Proceedings of the International Symposium on Signals, Circuits and Systems. 2, 489--492.","journal-title":"Proceedings of the International Symposium on Signals, Circuits and Systems."},{"volume-title":"Proceedings of the International Conference on Computer Design. 235--240","author":"Bobba S.","key":"e_1_2_1_3_1","unstructured":"S. Bobba and I. N. Hajj . 2000. Current mode threshold logic gates . In Proceedings of the International Conference on Computer Design. 235--240 . S. Bobba and I. N. Hajj. 2000. Current mode threshold logic gates. In Proceedings of the International Conference on Computer Design. 235--240."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123222"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"volume-title":"Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935","author":"Celinski P.","key":"e_1_2_1_6_1","unstructured":"P. Celinski , S. AlSarawi , and D. Abbott . 2000. Delay analysis of neuron MOS and capacitive threshold logic . In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935 . P. Celinski, S. AlSarawi, and D. Abbott. 2000. Delay analysis of neuron MOS and capacitive threshold logic. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935."},{"volume-title":"Proceedings of the International Symposium on Information Sciences.","author":"Coudert O.","key":"e_1_2_1_7_1","unstructured":"O. Coudert and J. C. Madre . 1992. A new implicit DAG based prime and essential prime computation technique . In Proceedings of the International Symposium on Information Sciences. O. Coudert and J. C. Madre. 1992. A new implicit DAG based prime and essential prime computation technique. In Proceedings of the International Symposium on Information Sciences."},{"volume-title":"Proceedings of the Synthesis And SImulation Meeting and International Interchange.","author":"Coudert O.","key":"e_1_2_1_8_1","unstructured":"O. Coudert , J. C. Madre , H. Fraisse , and H. Touati . 1993. Implicit prime cover computation: An overview . In Proceedings of the Synthesis And SImulation Meeting and International Interchange. O. Coudert, J. C. Madre, H. Fraisse, and H. Touati. 1993. Implicit prime cover computation: An overview. In Proceedings of the Synthesis And SImulation Meeting and International Interchange."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.34"},{"key":"e_1_2_1_10_1","volume-title":"Threshold Logic: A Synthesis Approach","author":"Dertouzos M. L.","year":"1965","unstructured":"M. L. Dertouzos . 1965 . Threshold Logic: A Synthesis Approach . MIT Press , Cambridge, MA . M. L. Dertouzos. 1965. Threshold Logic: A Synthesis Approach. MIT Press, Cambridge, MA."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1260725"},{"volume-title":"Proceedings of the International Joint Conference on Neural Networks. 4791--4796","author":"Franco L.","key":"e_1_2_1_12_1","unstructured":"L. Franco , J. L. Subirats , M. Anthony , and J. M. Jerez . 2006. A new constructive approach for creating all linearly separable (threshold) functions . In Proceedings of the International Joint Conference on Neural Networks. 4791--4796 . L. Franco, J. L. Subirats, M. Anthony, and J. M. Jerez. 2006. A new constructive approach for creating all linearly separable (threshold) functions. In Proceedings of the International Joint Conference on Neural Networks. 4791--4796."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.44"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.43"},{"volume-title":"Proceedings of the IEEE International Workshop on Genomic Signal Processing and Statistics (GENSIPS'07)","author":"Gowda T.","key":"e_1_2_1_15_1","unstructured":"T. Gowda , S. Leshner , S. Vrudhula , and S. Kim . 2007. Threshold logic gene regulatory networks . In Proceedings of the IEEE International Workshop on Genomic Signal Processing and Statistics (GENSIPS'07) . 1--4. T. Gowda, S. Leshner, S. Vrudhula, and S. Kim. 2007. Threshold logic gene regulatory networks. In Proceedings of the IEEE International Workshop on Genomic Signal Processing and Statistics (GENSIPS'07). 1--4."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 125--130","author":"Gowda T.","key":"e_1_2_1_16_1","unstructured":"T. Gowda and S. Vrudhula . 2008. Decomposition based approach for synthesis of multi-level threshold logic circuits . In Proceedings of the Asia and South Pacific Design Automation Conference. 125--130 . T. Gowda and S. Vrudhula. 2008. Decomposition based approach for synthesis of multi-level threshold logic circuits. In Proceedings of the Asia and South Pacific Design Automation Conference. 125--130."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"e_1_2_1_18_1","unstructured":"G. D. Hachtel and F. Somenzi. 2006. Logic Synthesis and Verification Algorithms. Springer-Verlag.   G. D. Hachtel and F. Somenzi. 2006. Logic Synthesis and Verification Algorithms. Springer-Verlag."},{"volume-title":"Switching and Finite Automata Theory","author":"Kohavi Z.","key":"e_1_2_1_19_1","unstructured":"Z. Kohavi . 1990. Switching and Finite Automata Theory . McGraw-Hill Education . Z. Kohavi. 1990. Switching and Finite Automata Theory. McGraw-Hill Education."},{"volume-title":"Proceedings of the IEEE Computer Society Workshop on VLSI. 93--98","author":"Lageweg C.","key":"e_1_2_1_20_1","unstructured":"C. Lageweg , S. Cotofana , and S. Vassiliadis . 2001. A linear threshold gate implementation in single electron technology . In Proceedings of the IEEE Computer Society Workshop on VLSI. 93--98 . C. Lageweg, S. Cotofana, and S. Vassiliadis. 2001. A linear threshold gate implementation in single electron technology. In Proceedings of the IEEE Computer Society Workshop on VLSI. 93--98."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.752518"},{"volume-title":"Binary Decision Diagrams and Applications for VLSI CAD","author":"Minato S.","key":"e_1_2_1_22_1","unstructured":"S. Minato . 1996. Binary Decision Diagrams and Applications for VLSI CAD . Springer International Series in Engineering and Computer Science, Springer . S. Minato. 1996. Binary Decision Diagrams and Applications for VLSI CAD. Springer International Series in Engineering and Computer Science, Springer."},{"key":"e_1_2_1_23_1","first-page":"967","article-title":"Fast generation of prime irredundant covers from binary decision diagrams","volume":"76","author":"Minato S.","year":"1993","unstructured":"S. Minato . 1993 . Fast generation of prime irredundant covers from binary decision diagrams . IEICE Trans. Fund. Electron. Commun. Comput. Sci. 76 , 967 -- 973 . S. Minato. 1993. Fast generation of prime irredundant covers from binary decision diagrams. IEICE Trans. Fund. Electron. Commun. Comput. Sci. 76, 967--973.","journal-title":"IEICE Trans. Fund. Electron. Commun. Comput. Sci."},{"volume-title":"Threshold Logic and Its Applications","author":"Muroga S.","key":"e_1_2_1_24_1","unstructured":"S. Muroga . 1971. Threshold Logic and Its Applications . John Wiley and Sons , NY. S. Muroga. 1971. Threshold Logic and Its Applications. John Wiley and Sons, NY."},{"volume-title":"Proceedings of the IEEE International Conference on Computer Aided Design. 130--133","author":"Oliveira A. L.","key":"e_1_2_1_25_1","unstructured":"A. L. Oliveira and A. Sangiovanni-Vincentelli . 1991. LSAT-an algorithm for the synthesis of two level threshold gate networks . In Proceedings of the IEEE International Conference on Computer Aided Design. 130--133 . A. L. Oliveira and A. Sangiovanni-Vincentelli. 1991. LSAT-an algorithm for the synthesis of two level threshold gate networks. In Proceedings of the IEEE International Conference on Computer Aided Design. 130--133."},{"volume-title":"Proceedings of the 13th WSEAS International Conference on Circuits. 162--167","author":"Palaniswamy A. K.","key":"e_1_2_1_26_1","unstructured":"A. K. Palaniswamy , M. K. Goparaju , and S. Tragoudas . 2009. A fault tolerant threshold logic gate design . In Proceedings of the 13th WSEAS International Conference on Circuits. 162--167 . A. K. Palaniswamy, M. K. Goparaju, and S. Tragoudas. 2009. A fault tolerant threshold logic gate design. In Proceedings of the 13th WSEAS International Conference on Circuits. 162--167."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785545"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287702"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206856"},{"volume-title":"Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic. 49--58","author":"Prost W.","key":"e_1_2_1_30_1","unstructured":"W. Prost , U. Auer , F. Tegude , C. Pacha , K. Goser , R. Duschl , K. Eberl , and O. Schmidt . 2001. Tunnelling diode technology . In Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic. 49--58 . W. Prost, U. Auer, F. Tegude, C. Pacha, K. Goser, R. Duschl, K. Eberl, and O. Schmidt. 2001. Tunnelling diode technology. In Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic. 49--58."},{"volume-title":"Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'08)","author":"Quintana J. M.","key":"e_1_2_1_31_1","unstructured":"J. M. Quintana and M. J. Avedillo . 2008. Analysis of the critical rise time in mobile-based circuits . In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'08) . 938--941. J. M. Quintana and M. J. Avedillo. 2008. Analysis of the critical rise time in mobile-based circuits. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'08). 938--941."},{"key":"e_1_2_1_32_1","volume-title":"Cudd: Cu decision diagram package, v 2.4.2","author":"Somenzi F.","year":"2012","unstructured":"F. Somenzi . 2012 . Cudd: Cu decision diagram package, v 2.4.2 . http:\/\/vlsi.colorado.edu\/&sim;fabio\/CUDD. F. Somenzi. 2012. Cudd: Cu decision diagram package, v 2.4.2. http:\/\/vlsi.colorado.edu\/&sim;fabio\/CUDD."},{"key":"e_1_2_1_33_1","doi-asserted-by":"crossref","DOI":"10.1109\/TCSI.2008.923432","article-title":"A new decomposition algorithm for threshold synthesis and generalization of boolean functions","author":"Subirats J. L.","year":"2008","unstructured":"J. L. Subirats , J. M. Jerez , and L. Franco . 2008 . A new decomposition algorithm for threshold synthesis and generalization of boolean functions . IEEE Trans. Circuits Syst. I 55, 10, 3188--3196. J. L. Subirats, J. M. Jerez, and L. Franco. 2008. A new decomposition algorithm for threshold synthesis and generalization of boolean functions. IEEE Trans. Circuits Syst. I 55, 10, 3188--3196.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468(410) 24"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597175","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2597175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:09:58Z","timestamp":1750234198000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597175"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["10.1145\/2597175"],"URL":"https:\/\/doi.org\/10.1145\/2597175","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,4]]},"assertion":[{"value":"2012-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-05-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}