{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:13:34Z","timestamp":1767838414396,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T00:00:00Z","timestamp":1402358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDA06010401"],"award-info":[{"award-number":["XDA06010401"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","award":["YBCB2011030"],"award-info":[{"award-number":["YBCB2011030"]}],"id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2011CB302502"],"award-info":[{"award-number":["2011CB302502"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61221062, 61272132, and 61331008"],"award-info":[{"award-number":["61221062, 61272132, and 61331008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,10]]},"DOI":"10.1145\/2597652.2597663","type":"proceedings-article","created":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T12:50:25Z","timestamp":1402404625000},"page":"43-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["DTail"],"prefix":"10.1145","author":[{"given":"Zehan","family":"Cui","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Beijing, China"}]},{"given":"Sally A.","family":"McKee","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, G\u00f6teborg, Sweden"}]},{"given":"Zhongbin","family":"Zha","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Beijing, China"}]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Beijing, China"}]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2014,6,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"e_1_3_2_1_2_1","article-title":"Refresh now and then","author":"Baek S.","year":"2013","unstructured":"S. Baek , S. Cho , and R. Melhem . Refresh now and then . IEEE Transactions on Computers , 2013 . S. Baek, S. Cho, and R. Melhem. Refresh now and then. IEEE Transactions on Computers, 2013.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643608"},{"key":"e_1_3_2_1_4_1","volume-title":"Keynote of Parallel Architectures and Compilation Techniques","author":"Borkar S.","year":"2011","unstructured":"S. Borkar . The exascale challenge . In Keynote of Parallel Architectures and Compilation Techniques , Sep 2011 . S. Borkar. The exascale challenge. In Keynote of Parallel Architectures and Compilation Techniques, Sep 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876438"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_13_1","volume-title":"JESD79-3E: DDR3 SDRAM specification","author":"JEDEC.","year":"2010","unstructured":"JEDEC. JESD79-3E: DDR3 SDRAM specification , 2010 . JEDEC. JESD79-3E: DDR3 SDRAM specification, 2010."},{"key":"e_1_3_2_1_14_1","volume-title":"JESD79-4: DDR4 SDRAM specification","author":"JEDEC.","year":"2012","unstructured":"JEDEC. JESD79-4: DDR4 SDRAM specification , 2012 . JEDEC. JESD79-4: DDR4 SDRAM specification, 2012."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014885"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_24_1","volume-title":"TN-04-30: Various methods of DRAM refresh","year":"1999","unstructured":"Micron. TN-04-30: Various methods of DRAM refresh , 1999 . Micron. TN-04-30: Various methods of DRAM refresh, 1999."},{"key":"e_1_3_2_1_25_1","volume-title":"TN-41-01: Calculating memory system power for DDR3","year":"2007","unstructured":"Micron. TN-41-01: Calculating memory system power for DDR3 , 2007 . Micron. TN-41-01: Calculating memory system power for DDR3, 2007."},{"key":"e_1_3_2_1_26_1","unstructured":"Micron. DRAM memory in high-speed digital designs. http:\/\/www.home.agilent.com\/upload\/cmc_upload\/All\/ 5Micron.pdf 2013.  Micron. DRAM memory in high-speed digital designs. http:\/\/www.home.agilent.com\/upload\/cmc_upload\/All\/ 5Micron.pdf 2013."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_33_1","volume-title":"Open Server Summit","author":"Shin J.-H.","year":"2011","unstructured":"J.-H. Shin , S.-I. Kim , Y.-M. Ahn , Y.-K. Han , and S.-J. Seo . Methodology on power estimation of memory modules with pseudo-open drain and center-tab termination type termination schemes . In Open Server Summit , Nov 2011 . J.-H. Shin, S.-I. Kim, Y.-M. Ahn, Y.-K. Han, and S.-J. Seo. Methodology on power estimation of memory modules with pseudo-open drain and center-tab termination type termination schemes. In Open Server Summit, Nov 2011."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357011"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_37_1","first-page":"336","volume-title":"International Electron Devices Meeting","author":"Yaney D.","year":"1987","unstructured":"D. Yaney , C. Lu , R. Kohler , M. Kelly , and J. Nelson . A bmeta-stable leakage phenomenon in DRAM charge storage---variable hold time . In International Electron Devices Meeting , pages 336 -- 339 , Dec 1987 . D. Yaney, C. Lu, R. Kohler, M. Kelly, and J. Nelson. A bmeta-stable leakage phenomenon in DRAM charge storage---variable hold time. In International Electron Devices Meeting, pages 336--339, Dec 1987."}],"event":{"name":"ICS'14: 2014 International Conference on Supercomputing","location":"Munich Germany","acronym":"ICS'14","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 28th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597652.2597663","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2597652.2597663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:09:58Z","timestamp":1750234198000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597652.2597663"}},"subtitle":["a flexible approach to DRAM refresh management"],"short-title":[],"issued":{"date-parts":[[2014,6,10]]},"references-count":36,"alternative-id":["10.1145\/2597652.2597663","10.1145\/2597652"],"URL":"https:\/\/doi.org\/10.1145\/2597652.2597663","relation":{},"subject":[],"published":{"date-parts":[[2014,6,10]]},"assertion":[{"value":"2014-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}