{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T23:14:35Z","timestamp":1776122075939,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T00:00:00Z","timestamp":1402358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,10]]},"DOI":"10.1145\/2597652.2597678","type":"proceedings-article","created":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T12:50:25Z","timestamp":1402404625000},"page":"273-282","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":50,"title":["An efficient two-dimensional blocking strategy for sparse matrix-vector multiplication on GPUs"],"prefix":"10.1145","author":[{"given":"Arash","family":"Ashari","sequence":"first","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naser","family":"Sedaghati","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Eisenlohr","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sadayappan","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6,10]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"PETSc Web page","author":"Balay S.","year":"2013","unstructured":"S. Balay , J. Brown , K. Buschelman , W. D. Gropp , D. Kaushik , M. G. Knepley , L. C. McInnes , B. F. Smith , and H. Zhang . PETSc Web page , 2013 . http:\/\/www.mcs.anl.gov\/petsc. S. Balay, J. Brown, K. Buschelman, W. D. Gropp,D. Kaushik, M. G. Knepley, L. C. McInnes, B. F. Smith, and H. Zhang. PETSc Web page, 2013. http:\/\/www.mcs.anl.gov\/petsc."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654078"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693471"},{"key":"e_1_3_2_1_6_1","unstructured":"CUDA. A parallel computing platform and programming model invented by nvidia. https:\/\/developer.nvidia.com\/cuda-home-new.html.  CUDA. A parallel computing platform and programming model invented by nvidia. https:\/\/developer.nvidia.com\/cuda-home-new.html."},{"key":"e_1_3_2_1_7_1","unstructured":"CUSP. The nvidia library of generic parallel algorithms for sparse linear algebra and graph computations on cuda architecture gpus. https:\/\/developer.nvidia.com\/cusp.  CUSP. The nvidia library of generic parallel algorithms for sparse linear algebra and graph computations on cuda architecture gpus. https:\/\/developer.nvidia.com\/cusp."},{"key":"e_1_3_2_1_8_1","unstructured":"cuSPARSE. The nvidia cuda sparse matrix library. https:\/\/developer.nvidia.com\/cusparse.  cuSPARSE. The nvidia cuda sparse matrix library. https:\/\/developer.nvidia.com\/cusparse."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39737-3_25"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cam.2011.04.025"},{"key":"e_1_3_2_1_12_1","volume-title":"The OpenCL Specification, version 1.0.29","author":"Khronos OpenCL Working Group","year":"2008","unstructured":"Khronos OpenCL Working Group . The OpenCL Specification, version 1.0.29 , 8 December 2008 . Khronos OpenCL Working Group. The OpenCL Specification, version 1.0.29, 8 December 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465013"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"e_1_3_2_1_15_1","unstructured":"N. I. of Standards and Technology. The matrix market format.  N. I. of Standards and Technology. The matrix market format."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Innovative Parallel Computing (InPar)","author":"Reguly I.","year":"2012","unstructured":"I. Reguly and M. Giles . Efficient sparse matrix-vector multiplication on cache-based gpus . In Innovative Parallel Computing (InPar) , pages 1 -- 12 , 2012 . I. Reguly and M. Giles. Efficient sparse matrix-vector multiplication on cache-based gpus. In Innovative Parallel Computing (InPar), pages 1--12, 2012."},{"key":"e_1_3_2_1_17_1","volume-title":"David Ronald Kincaid. ITPACK 2.0: User's Guide","author":"Grimes D. M. Y.","year":"1980","unstructured":"D. M. Y. Roger G. Grimes , David Ronald Kincaid. ITPACK 2.0: User's Guide . 1980 . D. M. Y. Roger G. Grimes, David Ronald Kincaid. ITPACK 2.0: User's Guide. 1980."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1137\/0910073"},{"key":"e_1_3_2_1_19_1","volume-title":"Sparskit: a basic tool kit for sparse matrix computations - version 2","author":"Saad Y.","year":"1994","unstructured":"Y. Saad . Sparskit: a basic tool kit for sparse matrix computations - version 2 . 1994 . Y. Saad. Sparskit: a basic tool kit for sparse matrix computations - version 2. 1994."},{"key":"e_1_3_2_1_20_1","first-page":"97","volume-title":"Graphics Hardware","author":"Sengupta S.","year":"2007","unstructured":"S. Sengupta , M. Harris , Y. Zhang , and J. D. Owens . Scan primitives for gpu computing . In Graphics Hardware , pages 97 -- 106 , 2007 . S. Sengupta, M. Harris, Y. Zhang, and J. D. Owens. Scan primitives for gpu computing. In Graphics Hardware, pages 97--106, 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.12.006"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.14778\/1938545.1938548"}],"event":{"name":"ICS'14: 2014 International Conference on Supercomputing","location":"Munich Germany","acronym":"ICS'14","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 28th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597652.2597678","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2597652.2597678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:09:58Z","timestamp":1750234198000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597652.2597678"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,10]]},"references-count":19,"alternative-id":["10.1145\/2597652.2597678","10.1145\/2597652"],"URL":"https:\/\/doi.org\/10.1145\/2597652.2597678","relation":{},"subject":[],"published":{"date-parts":[[2014,6,10]]},"assertion":[{"value":"2014-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}