{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:51Z","timestamp":1750306671327,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2597917.2597919","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T13:06:05Z","timestamp":1403269565000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["VALib and SimpleVector"],"prefix":"10.1145","author":[{"given":"Milan","family":"Stanic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Ivan","family":"Ratkovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Milovan","family":"Duric","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85869-0_1"},{"key":"e_1_3_2_1_4_1","first-page":"6","article-title":"Hardware of VX\/VPP300\/VPP700 series of vector-parallel supercomputer systems","volume":"33","author":"Uchida N.","year":"1997","unstructured":"N. Uchida . Hardware of VX\/VPP300\/VPP700 series of vector-parallel supercomputer systems . Fujitsu Sci. and Tech. Journal , 33 : 6 -- 14 , 1997 . N. Uchida. Hardware of VX\/VPP300\/VPP700 series of vector-parallel supercomputer systems. Fujitsu Sci. and Tech. Journal, 33:6--14, 1997.","journal-title":"Journal"},{"volume-title":"USA","year":"2002","key":"e_1_3_2_1_6_1","unstructured":"Christoforos Kozyrakis. Scalable vector media-processors for embedded systems. Technical report, Berkeley, CA , USA , 2002 . Christoforos Kozyrakis. Scalable vector media-processors for embedded systems. Technical report, Berkeley, CA, USA, 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"e_1_3_2_1_9_1","first-page":"281","volume-title":"ISCA 29","author":"Espasa R.","year":"2002","unstructured":"R. Espasa : a vector extension to the Alpha architecture . In ISCA 29 , pages 281 -- 292 , 2002 . R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In ISCA 29, pages 281--292, 2002."},{"key":"e_1_3_2_1_10_1","unstructured":"Ronny Meir Krashinsky.\n  Vector-thread architecture and implementation\n  . PhD thesis Cambridge MA USA 2007\n  . \n  AAI\n  0819957.  Ronny Meir Krashinsky. Vector-thread architecture and implementation . PhD thesis Cambridge MA USA 2007. AAI0819957."},{"key":"e_1_3_2_1_11_1","unstructured":"Christopher Francis Batten.\n  Simplified vector-thread architectures for flexible and efficient data-parallel accelerators\n  . PhD thesis Cambridge MA USA 2010\n  . \n  AAI\n  0822514.  Christopher Francis Batten. Simplified vector-thread architectures for flexible and efficient data-parallel accelerators . PhD thesis Cambridge MA USA 2010. AAI0822514."},{"key":"e_1_3_2_1_12_1","volume-title":"Intel AVX: New frontiers in performance improvements and energy efficiency. White paper","author":"Buxton M.","year":"2008","unstructured":"M. Buxton Intel AVX: New frontiers in performance improvements and energy efficiency. White paper , 2008 . M. Buxton et al. Intel AVX: New frontiers in performance improvements and energy efficiency. White paper, 2008."},{"key":"e_1_3_2_1_13_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2006","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers Inc ., 4 edition, 2006 . Appendix F. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 4 edition, 2006. Appendix F."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.24"},{"key":"e_1_3_2_1_17_1","first-page":"198","article-title":"Instruction level characterization of the Perfect Club programs on a vector computer","volume":"15","author":"Valero M.","year":"1995","unstructured":"M. Valero and R. Espasa . Instruction level characterization of the Perfect Club programs on a vector computer . In SCCC 15 , pages 198 -- 209 , 1995 . M. Valero and R. Espasa. Instruction level characterization of the Perfect Club programs on a vector computer. In SCCC 15, pages 198--209, 1995.","journal-title":"SCCC"},{"key":"e_1_3_2_1_19_1","unstructured":"K. Asanovic. Vector Microprocessors. PhD thesis University of California Berkeley May 1998.   K. Asanovic. Vector Microprocessors . PhD thesis University of California Berkeley May 1998."},{"key":"e_1_3_2_1_20_1","first-page":"652","article-title":"Compilation and architecture support for customized vector instruction extension","volume":"17","author":"Cong J.","year":"2012","unstructured":"J. Cong Compilation and architecture support for customized vector instruction extension . In ASP-DAC 17 , pages 652 -- 657 , 2012 . J. Cong et al. Compilation and architecture support for customized vector instruction extension. In ASP-DAC 17, pages 652--657, 2012.","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_21_1","volume-title":"CONVEX Architecture Reference Manual (C Series)","year":"1992","unstructured":"Convex Press. CONVEX Architecture Reference Manual (C Series) , 6 th edition, April 1992 . Convex Press. CONVEX Architecture Reference Manual (C Series), 6th edition, April 1992.","edition":"6"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339693"},{"key":"e_1_3_2_1_23_1","first-page":"141","volume-title":"MICRO 36","author":"Ciricescu S.","year":"2003","unstructured":"S. Ciricescu The reconfigurable streaming vector processor (RSVP) . In MICRO 36 , pages 141 -- 150 , 2003 . S. Ciricescu et al. The reconfigurable streaming vector processor (RSVP). In MICRO 36, pages 141--150, 2003."},{"key":"e_1_3_2_1_24_1","unstructured":"Removed for blind review.  Removed for blind review."},{"key":"e_1_3_2_1_25_1","first-page":"182","volume-title":"IISWC'06","author":"Narayanan R.","unstructured":"R. Narayanan : A benchmark suite for data mining workloads . In IISWC'06 , pages 182 -- 188 . R. Narayanan et al. MineBench: A benchmark suite for data mining workloads. In IISWC'06, pages 182--188."},{"key":"e_1_3_2_1_26_1","first-page":"175","volume-title":"IISWC'06","author":"Murphy R.","unstructured":"R. Murphy : A simple to write yet difficult to execute benchmark . In IISWC'06 , pages 175 -- 177 . R. Murphy et al. Dfs: A simple to write yet difficult to execute benchmark. In IISWC'06, pages 175--177."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339601"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305148"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_31_1","first-page":"281","volume-title":"HPCA 2","author":"Espasa R.","year":"1996","unstructured":"R. Espasa and M. Valero . Decoupled vector architectures . In HPCA 2 , pages 281 -- 290 , 1996 . R. Espasa and M. Valero. Decoupled vector architectures. In HPCA 2, pages 281--290, 1996."},{"key":"e_1_3_2_1_32_1","volume-title":"Scientific computing on vector computers","author":"Sch\u00f6nauer W.","year":"1987","unstructured":"W. Sch\u00f6nauer . Scientific computing on vector computers . Elsevier Science Inc ., 1987 . W. Sch\u00f6nauer. Scientific computing on vector computers. Elsevier Science Inc., 1987."},{"volume-title":"September","year":"1981","key":"e_1_3_2_1_33_1","unstructured":"Cray. Cray-1 S Series Hardware Reference Manual HR-0808 , September 1981 . Cray. Cray-1 S Series Hardware Reference Manual HR-0808, September 1981."},{"volume-title":"April","year":"2012","key":"e_1_3_2_1_34_1","unstructured":"Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual , April 2012 . Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual, April 2012."},{"key":"e_1_3_2_1_36_1","first-page":"149","volume-title":"MICRO 35","year":"2002","unstructured":"Jesus Corbal et al. Three-dimensional memory vectorization for high bandwidth media memory systems . In MICRO 35 , pages 149 -- 160 , 2002 . Jesus Corbal et al. Three-dimensional memory vectorization for high bandwidth media memory systems. In MICRO 35, pages 149--160, 2002."}],"event":{"name":"CF'14: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF'14"},"container-title":["Proceedings of the 11th ACM Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597917.2597919","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2597917.2597919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:50Z","timestamp":1750230050000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597917.2597919"}},"subtitle":["tools for rapid initial research on vector architectures"],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":32,"alternative-id":["10.1145\/2597917.2597919","10.1145\/2597917"],"URL":"https:\/\/doi.org\/10.1145\/2597917.2597919","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}