{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T15:02:05Z","timestamp":1784041325668,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["291125"],"award-info":[{"award-number":["291125"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["318013"],"award-info":[{"award-number":["318013"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2597917.2597922","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T13:06:05Z","timestamp":1403269565000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters"],"prefix":"10.1145","author":[{"given":"Davide","family":"Rossi","sequence":"first","affiliation":[{"name":"University Of Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[{"name":"University Of Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Germain","family":"Haugou","sequence":"additional","affiliation":[{"name":"ST Microelectronics, Grenoble, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University Of Bologna, Italy and Swiss Federal Institute of Technology Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536190"},{"key":"e_1_3_2_1_4_1","unstructured":"http:\/\/www.ti.com\/lsds\/ti\/dsp\/keystone_arm  http:\/\/www.ti.com\/lsds\/ti\/dsp\/keystone_arm"},{"key":"e_1_3_2_1_5_1","unstructured":"http:\/\/www.nvidia.com\/object\/tegra.html  http:\/\/www.nvidia.com\/object\/tegra.html"},{"key":"e_1_3_2_1_6_1","unstructured":"www.qualcomm.com\/snapdragon  www.qualcomm.com\/snapdragon"},{"key":"e_1_3_2_1_7_1","article-title":"The microarchitecture of the synergistic processor for a cell processor","author":"Flachs B.","year":"2000","unstructured":"Flachs , B. ; Asano , S. ; Sang H. Dhong ; Hofstee, H. P.; Gervais , G. ; Roy Kim ; Le, T.; Peichun Liu ; Leenstra, J.; Liberty , J. ; Michael , B. ; Hwa-Joon Oh ; Mueller, S. M.; Takahashi , O. ; Hatakeyama , A. ; Watanabe , Y. ; Yano , N. ; Brokenshire , D. A. ; Peyravian , M. ; Vandung To ; Iwata, E. 2000 . The microarchitecture of the synergistic processor for a cell processor . IEEE Journal of Solid-State Circuits. Flachs, B.; Asano, S.; Sang H. Dhong; Hofstee, H. P.; Gervais, G.; Roy Kim; Le, T.; Peichun Liu; Leenstra, J.; Liberty, J.; Michael, B.; Hwa-Joon Oh; Mueller, S. M.; Takahashi, O.; Hatakeyama, A.; Watanabe, Y.; Yano, N.; Brokenshire, D. A.; Peyravian, M.; Vandung To; Iwata, E. 2000. The microarchitecture of the synergistic processor for a cell processor. IEEE Journal of Solid-State Circuits.","journal-title":"IEEE Journal of Solid-State Circuits."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.03.005"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"IPDPS 2008. IEEE International Symposium, vol., no.","author":"Sancho J. C.","year":"2008","unstructured":"Sancho , J. C. ; Kerbyson , D. K. , \" Analysis of double buffering on two different multicore architectures: Quad-core Opteron and the Cell-BE,\" Parallel and Distributed Processing, 2008 . IPDPS 2008. IEEE International Symposium, vol., no. , pp. 1 , 12, 14--18 April 2008 . Sancho, J. C.; Kerbyson, D. K., \"Analysis of double buffering on two different multicore architectures: Quad-core Opteron and the Cell-BE,\" Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium, vol., no., pp.1, 12, 14--18 April 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.79"},{"key":"e_1_3_2_1_12_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Xiaowen Chen","year":"2010","unstructured":"Xiaowen Chen ; Zhonghai Lu; Jantsch, A.; Shuming Chen . 2010 . Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller. Design , Automation & Test in Europe Conference & Exhibition (DATE). Xiaowen Chen; Zhonghai Lu; Jantsch, A.; Shuming Chen. 2010. Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller. Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_13_1","volume-title":"P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. Design, Automation & Test in Europe Conference & Exhibition (DATE).","author":"Benini L.","year":"2012","unstructured":"Benini , L. ; Flamand , E. ; Fuin , D. ; Melpignano , D. 2012 . P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. Design, Automation & Test in Europe Conference & Exhibition (DATE). Benini, L.; Flamand, E.; Fuin, D.; Melpignano, D. 2012. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063400"},{"key":"e_1_3_2_1_15_1","unstructured":"NVIDIA Corporation. 2011. NVIDIA CUDA C programming guide v4.0. http:\/\/www.nvidia.com\/.  NVIDIA Corporation. 2011. NVIDIA CUDA C programming guide v4.0. http:\/\/www.nvidia.com\/."},{"key":"e_1_3_2_1_16_1","unstructured":"The Khronos OpenCL Working Group. 2011. OpenCL - The open standard for parallel programming of heterogeneous systems. http:\/\/www.khronos.org\/opencl\/.  The Khronos OpenCL Working Group. 2011. OpenCL - The open standard for parallel programming of heterogeneous systems. http:\/\/www.khronos.org\/opencl\/."},{"key":"e_1_3_2_1_17_1","volume-title":"FDSOI: From substrate to devices and circuit applications. 2010 Proceedings of the ESSCIRC.","author":"Mazure C.","year":"2010","unstructured":"Mazure , C. ; Ferrant , R. ; Nguyen , Bich-yen; Schwarzenbach, W.; Moulin , C. 2010 . FDSOI: From substrate to devices and circuit applications. 2010 Proceedings of the ESSCIRC. Mazure, C.; Ferrant, R.; Nguyen, Bich-yen; Schwarzenbach, W.; Moulin, C. 2010. FDSOI: From substrate to devices and circuit applications. 2010 Proceedings of the ESSCIRC."}],"event":{"name":"CF'14: Computing Frontiers Conference","location":"Cagliari Italy","acronym":"CF'14","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 11th ACM Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597917.2597922","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2597917.2597922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:50Z","timestamp":1750230050000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2597917.2597922"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":16,"alternative-id":["10.1145\/2597917.2597922","10.1145\/2597917"],"URL":"https:\/\/doi.org\/10.1145\/2597917.2597922","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}