{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T06:43:21Z","timestamp":1771483401075,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,23]],"date-time":"2014-06-23T00:00:00Z","timestamp":1403481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,23]]},"DOI":"10.1145\/2600212.2600713","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T13:06:05Z","timestamp":1403269565000},"page":"121-124","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["MIC-Check"],"prefix":"10.1145","author":[{"given":"Raghunath","family":"Rajachandrasekar","sequence":"first","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Sreeram","family":"Potluri","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Akshay","family":"Venkatesh","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Khaled","family":"Hamidouche","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Md.","family":"Wasi-ur-Rahman","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]},{"given":"Dhabaleswar K. (DK)","family":"Panda","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Improving File IO performance on Intel Xeon Phi. http:\/\/software.intel.com\/en-us\/blogs\/2014\/01\/07\/improving-file-io-performance-on-intel-xeon-phi.  Improving File IO performance on Intel Xeon Phi. http:\/\/software.intel.com\/en-us\/blogs\/2014\/01\/07\/improving-file-io-performance-on-intel-xeon-phi."},{"key":"e_1_3_2_1_2_1","unstructured":"Intel MIC Architecture. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-phi-detail.html.  Intel MIC Architecture. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-phi-detail.html."},{"key":"e_1_3_2_1_3_1","unstructured":"XEON-PHI Software Developer's Guide. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/xeon-phi-software-developers-guide.pdf.  XEON-PHI Software Developer's Guide. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/xeon-phi-software-developers-guide.pdf."},{"key":"e_1_3_2_1_4_1","volume-title":"November","author":"Supercomputer List 0","year":"2013","unstructured":"Top50 0 Supercomputer List . http:\/\/www.top500.org\/lists\/2013\/11 , November 2013 . Top500 Supercomputer List. http:\/\/www.top500.org\/lists\/2013\/11, November 2013."},{"key":"e_1_3_2_1_6_1","volume-title":"SC'13","author":"S.","year":"2013","unstructured":"S. P. et al. MVAPICH-PRISM: A Proxy-based Communication Framework using InfiniBand and SCIF for Intel MIC clusters . In SC'13 , 2013 . S. P. et al. MVAPICH-PRISM: A Proxy-based Communication Framework using InfiniBand and SCIF for Intel MIC clusters. In SC'13, 2013."},{"key":"e_1_3_2_1_7_1","unstructured":"TACC. Stampede Supercomputer. http:\/\/www.top500.org\/system\/177931.  TACC. Stampede Supercomputer. http:\/\/www.top500.org\/system\/177931."}],"event":{"name":"HPDC'14: The 23rd International Symposium on High-Performance Parallel and Distributed Computing","location":"Vancouver BC Canada","acronym":"HPDC'14","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 23rd international symposium on High-performance parallel and distributed computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2600212.2600713","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2600212.2600713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:26Z","timestamp":1750234226000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2600212.2600713"}},"subtitle":["a distributed check pointing framework for the intel many integrated cores architecture"],"short-title":[],"issued":{"date-parts":[[2014,6,23]]},"references-count":6,"alternative-id":["10.1145\/2600212.2600713","10.1145\/2600212"],"URL":"https:\/\/doi.org\/10.1145\/2600212.2600713","relation":{},"subject":[],"published":{"date-parts":[[2014,6,23]]},"assertion":[{"value":"2014-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}