{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:27Z","timestamp":1763466507877,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000105","name":"Office of Cyberinfrastructure","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000105","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,5]]},"abstract":"<jats:p>DRAM technology challenges have increased the necessity to adapt to the emerging memory technologies like Phase-Change Memory (PCM or PRAM). While such emerging technologies provide benefits like storage density, nonvolatility, and low energy consumption, they are constrained by limited write endurance that becomes more pronounced with process variation. In this article, we explore a novel PRAM-based main memory system which resuscitates a group of faulty pages in a cost-effective manner to significantly extend the PCM main memory lifetime while minimizing the performance impact. In particular, we explore three different dimensions of dynamic redundancy levels and group sizes, and design low-cost hardware and software support for our proposed schemes. We aim to have minimal hardware modifications (that have less than 1% on-chip and off-chip area overheads). Also, our schemes can improve the PRAM lifetime by up to 105\u00d7 (times) over a chip with no error correction capabilities, and outperform prior schemes such as DRM and ECP at a small fraction of the hardware cost. The performance overhead resulting from our scheme is less than 8% on average across 21 applications from SPEC2006, Splash-2, and PARSEC benchmark suites.<\/jats:p>","DOI":"10.1145\/2602156","type":"journal-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:56:59Z","timestamp":1401195419000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks"],"prefix":"10.1145","volume":"10","author":[{"given":"Jie","family":"Chen","sequence":"first","affiliation":[{"name":"George Washington University, Washington, DC"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[{"name":"George Washington University, Washington, DC"}]},{"given":"H. Howie","family":"Huang","sequence":"additional","affiliation":[{"name":"George Washington University, Washington, DC"}]}],"member":"320","published-online":{"date-parts":[[2014,6,2]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"crossref","unstructured":"C. Bienia S. Kumar J. P. Singh and K. Li. 2008. The PARSEC Benchmark Suite: Characterization and architectural implications. Princeton University Tech. Rep. TR-811-08.  C. Bienia S. Kumar J. P. Singh and K. Li. 2008. The PARSEC Benchmark Suite: Characterization and architectural implications. Princeton University Tech. Rep. TR-811-08.","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_2_1_3_1","first-page":"799","article-title":"Power failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller","volume":"5","author":"Brant William A.","year":"1998","journal-title":"US Patent"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2094091.2094104"},{"volume-title":"Proceedings of the 42nd Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN'12)","author":"Chen Jie","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.40"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_2_1_8_1","unstructured":"Dave Hayslett. 2011. System z redundant array of independent memory. IBM SWG Competitive Project Office.  Dave Hayslett. 2011. System z redundant array of independent memory. IBM SWG Competitive Project Office."},{"key":"e_1_2_1_9_1","unstructured":"Hewlett-Packard. 2010. CACTI 5.3. http:\/\/quid.hpl.hp.com:9081\/cacti\/.  Hewlett-Packard. 2010. CACTI 5.3. http:\/\/quid.hpl.hp.com:9081\/cacti\/."},{"key":"e_1_2_1_10_1","unstructured":"Intel Corporation. 2010. Intel Core I7-920 processor. http:\/\/ark.intel.com\/Product.aspx&quest;id&equals;37147.  Intel Corporation. 2010. Intel Core I7-920 processor. http:\/\/ark.intel.com\/Product.aspx&quest;id&equals;37147."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"e_1_2_1_12_1","unstructured":"ITRS. 2007. International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net.  ITRS. 2007. International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958221"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1306871.1306907"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2010.66"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2354410.2355178"},{"key":"e_1_2_1_18_1","unstructured":"Numonyx. 2009. Phase Change Memory: A new memory to enable new memory usage models. White Paper. http:\/\/www.numonyx.com\/.  Numonyx. 2009. Phase Change Memory: A new memory to enable new memory usage models. White Paper. http:\/\/www.numonyx.com\/."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/50202.50214"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.29"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_2_1_25_1","unstructured":"Jose Renau B. Fraguela J. Tuck etal 2006. SESC. http:\/\/sesc.sourceforge.net.  Jose Renau B. Fraguela J. Tuck et al. 2006. SESC. http:\/\/sesc.sourceforge.net."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_2_1_29_1","unstructured":"Standard Performance Evaluation Corporation. 2006. SPEC benchmarks. http:\/\/www.spec.org.  Standard Performance Evaluation Corporation. 2006. SPEC benchmarks. http:\/\/www.spec.org."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/225535.225539"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems.","author":"Yang B.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014881"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2602156","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2602156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:47Z","timestamp":1750230047000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2602156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,5]]}},"alternative-id":["10.1145\/2602156"],"URL":"https:\/\/doi.org\/10.1145\/2602156","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,5]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}