{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:15Z","timestamp":1750306635527,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T00:00:00Z","timestamp":1402358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,10]]},"DOI":"10.1145\/2609248.2609252","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:18:31Z","timestamp":1401473911000},"page":"21-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Temporal analysis model extraction for optimizing modal multi-rate stream processing applications"],"prefix":"10.1145","author":[{"given":"Stefan J.","family":"Geuns","sequence":"first","affiliation":[{"name":"University of Twente"}]},{"given":"Joost P. H. M.","family":"Hausmans","sequence":"additional","affiliation":[{"name":"University of Twente"}]},{"given":"Marco J. G.","family":"Bekooij","sequence":"additional","affiliation":[{"name":"NXP Semiconductors\/University of Twente"}]}],"member":"320","published-online":{"date-parts":[[2014,6,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. of the Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","author":"Andrade H.","year":"2012","unstructured":"H. Andrade From streaming models to fpga implementations . In Proc. of the Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA) , 2012 . H. Andrade et al. From streaming models to fpga implementations. In Proc. of the Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.5555\/2492708.2492944"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1361096.1361104"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of the Int'l Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC), 5(3)","author":"Bijlsma T.","year":"2011","unstructured":"T. Bijlsma , M. Bekooij , and G. Smit . Circular Buffers with Multiple Overlapping Windows for Cyclic Task Graphs . Proc. of the Int'l Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC), 5(3) , 2011 . T. Bijlsma, M. Bekooij, and G. Smit. Circular Buffers with Multiple Overlapping Windows for Cyclic Task Graphs. Proc. of the Int'l Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC), 5(3), 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/78.485935"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.5555\/1946587.1946711"},{"key":"e_1_3_2_1_8_1","volume-title":"Parallel computer architecture: A hardware\/software approach","author":"Culler D.","year":"1999","unstructured":"D. Culler , J. Singh , and A. Gupta . Parallel computer architecture: A hardware\/software approach . Morgan Kaufmann Publishers , San Francisco , 1999 . D. Culler, J. Singh, and A. Gupta. Parallel computer architecture: A hardware\/software approach. Morgan Kaufmann Publishers, San Francisco, 1999."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1450058.1450084"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/24039.24041"},{"key":"e_1_3_2_1_11_1","volume-title":"Automation and Test in Europe (DATE)","author":"Geuns S.","year":"2011","unstructured":"S. Geuns , M. Bekooij , T. Bijlsma , and H. Corp oraal . Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems. Design , Automation and Test in Europe (DATE) , 2011 . S. Geuns, M. Bekooij, T. Bijlsma, and H. Corporaal. Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems. Design, Automation and Test in Europe (DATE), 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/2491899.2465561"},{"key":"e_1_3_2_1_13_1","volume-title":"Design, Automation and Test in Europe (DATE)","author":"Hausmans J.","year":"2011","unstructured":"J. Hausmans , M. Bekooij , and H. Corp oraal . Resynchronization of cyclo-static dataflow graphs . In Design, Automation and Test in Europe (DATE) . IEEE , 2011 . J. Hausmans, M. Bekooij, and H. Corporaal. Resynchronization of cyclo-static dataflow graphs. In Design, Automation and Test in Europe (DATE). IEEE, 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/PROC.1987.13876"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/ESTIMedia.2011.6088516"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/TC.2008.58"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/SAMOS.2011.6045491"},{"key":"e_1_3_2_1_19_1","first-page":"1669","volume-title":"Automation and Test in Europe (DATE)","author":"Wiggers M.","year":"2010","unstructured":"M. Wiggers , M. Bekooij , M. Geilen , and T. Basten . Simultaneous budget and buffer size computation for throughput-constrained task graphs. In Design , Automation and Test in Europe (DATE) , pages 1669 -- 1672 , 2010 . M. Wiggers, M. Bekooij, M. Geilen, and T. Basten. Simultaneous budget and buffer size computation for throughput-constrained task graphs. In Design, Automation and Test in Europe (DATE), pages 1669--1672, 2010."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/1278480.1278647"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1629335.1629359"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/1880050.1880053"}],"event":{"sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"SCOPES '14","name":"SCOPES '14: 17th International Workshop on Software and Compilers for Embedded Systems","location":"Sankt Goar Germany"},"container-title":["Proceedings of the 17th International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2609248.2609252","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2609248.2609252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:53Z","timestamp":1750229753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2609248.2609252"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,10]]},"references-count":20,"alternative-id":["10.1145\/2609248.2609252","10.1145\/2609248"],"URL":"https:\/\/doi.org\/10.1145\/2609248.2609252","relation":{},"subject":[],"published":{"date-parts":[[2014,6,10]]},"assertion":[{"value":"2014-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}