{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:15Z","timestamp":1750306635633,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T00:00:00Z","timestamp":1402358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["287519"],"award-info":[{"award-number":["287519"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,10]]},"DOI":"10.1145\/2609248.2609261","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:18:31Z","timestamp":1401473911000},"page":"98-107","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Minimizing the cost of synchronisations in the WCET of real-time parallel programs"],"prefix":"10.1145","author":[{"given":"Haluk","family":"Ozaktas","sequence":"first","affiliation":[{"name":"IRIT, University of Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christine","family":"Rochange","sequence":"additional","affiliation":[{"name":"IRIT, University of Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[{"name":"IRIT, University of Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_2_1","volume-title":"SEUS","author":"Ballabriga C.","year":"2011","unstructured":"C. Ballabriga , H. Cass\u00e9 , C. Rochange , and P. Sainrat . OTAWA: an open toolbox for adaptive WCET analysis . In SEUS , 2011 . C. Ballabriga, H. Cass\u00e9, C. Rochange, and P. Sainrat. OTAWA: an open toolbox for adaptive WCET analysis. In SEUS, 2011."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523729"},{"key":"e_1_3_2_1_4_1","volume-title":"ERTS2","author":"Cullmann C.","year":"2010","unstructured":"C. Cullmann , C. Ferdinand , G. Gebhard , D. Grund , C. Maiza , J. Reineke , B. Triquet , and R. Wilhelm . Predictability considerations in the design of multi-core embedded systems . In ERTS2 , 2010 . C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm. Predictability considerations in the design of multi-core embedded systems. In ERTS2, 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.53"},{"key":"e_1_3_2_1_6_1","volume-title":"Workshop on WCET Analysis","author":"Ermedahl A.","year":"2007","unstructured":"A. Ermedahl , C. Sandberg , J. Gustafsson , S. Bygde , and B. Lisper . Loop bound analysis based on a combination of program slicing, abstract interpretation, and invariant analysis . In Workshop on WCET Analysis , 2007 . A. Ermedahl, C. Sandberg, J. Gustafsson, S. Bygde, and B. Lisper. Loop bound analysis based on a combination of program slicing, abstract interpretation, and invariant analysis. In Workshop on WCET Analysis, 2007."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816011"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.11"},{"key":"e_1_3_2_1_9_1","volume-title":"DATE","author":"Gerdes M.","year":"2012","unstructured":"M. Gerdes , F. Kluge , T. Ungerer , C. Rochange , and P. Sainrat . Time analysable synchronisation techniques for parallelised hard real-time applications . In DATE , 2012 . M. Gerdes, F. Kluge, T. Ungerer, C. Rochange, and P. Sainrat. Time analysable synchronisation techniques for parallelised hard real-time applications. In DATE, 2012."},{"key":"e_1_3_2_1_10_1","volume-title":"Workshop on WCET Analysis","author":"Gustavsson A.","year":"2010","unstructured":"A. Gustavsson , A. Ermedahl , B. Lisper , and P. Pettersson . Towards WCET analysis of multicore architectures using UPPAAL . In Workshop on WCET Analysis , 2010 . A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson. Towards WCET analysis of multicore architectures using UPPAAL. In Workshop on WCET Analysis, 2010."},{"key":"e_1_3_2_1_11_1","volume-title":"Workshop on WCET Analysis","author":"Gustavsson A.","year":"2012","unstructured":"A. Gustavsson , J. Gustafsson , and B. Lisper . Toward static timing analysis of parallel software . In Workshop on WCET Analysis , 2012 . A. Gustavsson, J. Gustafsson, and B. Lisper. Toward static timing analysis of parallel software. In Workshop on WCET Analysis, 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.743411"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"e_1_3_2_1_14_1","volume-title":"Workshop on WCET Analysis","author":"Holsti N.","year":"2007","unstructured":"N. Holsti . Analysing switch-case tables by partial evaluation . In Workshop on WCET Analysis , 2007 . N. Holsti. Analysing switch-case tables by partial evaluation. In Workshop on WCET Analysis, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217570"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00365325"},{"key":"e_1_3_2_1_17_1","volume-title":"Workshop on WCET Analysis","author":"Ozaktas H.","year":"2013","unstructured":"H. Ozaktas , C. Rochange , and P. Sainrat . Automatic WCET analysis of real-time parallel applications . In Workshop on WCET Analysis , 2013 . H. Ozaktas, C. Rochange, and P. Sainrat. Automatic WCET analysis of real-time parallel applications. In Workshop on WCET Analysis, 2013."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2516821.2516829"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442129"},{"key":"e_1_3_2_1_20_1","volume-title":"Integrated Worst-Case Execution Time Estimation of Multicore Applications. In Workshop on WCET Analysis","author":"Potop-Butucaru D.","year":"2013","unstructured":"D. Potop-Butucaru and I. Puaut . Integrated Worst-Case Execution Time Estimation of Multicore Applications. In Workshop on WCET Analysis , 2013 . D. Potop-Butucaru and I. Puaut. Integrated Worst-Case Execution Time Estimation of Multicore Applications. In Workshop on WCET Analysis, 2013."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2013.250"},{"key":"e_1_3_2_1_22_1","volume-title":"Bringing Theory to Practice: Predictability and Performance in Embedded Systems","author":"Rochange C.","year":"2011","unstructured":"C. Rochange . An overview of approaches towards the timing analysability of parallel architecture . In Bringing Theory to Practice: Predictability and Performance in Embedded Systems , 2011 . C. Rochange. An overview of approaches towards the timing analysability of parallel architecture. In Bringing Theory to Practice: Predictability and Performance in Embedded Systems, 2011."},{"key":"e_1_3_2_1_23_1","first-page":"2","article-title":"A context-parameterized model for static analysis of execution times","author":"Rochange C.","year":"2009","unstructured":"C. Rochange and P. Sainrat . A context-parameterized model for static analysis of execution times . Trans. on HiPEAC , 2 , 2009 . C. Rochange and P. Sainrat. A context-parameterized model for static analysis of execution times. Trans. on HiPEAC, 2, 2009.","journal-title":"Trans. on HiPEAC"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/314403.314432"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147002"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.46"}],"event":{"name":"SCOPES '14: 17th International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Sankt Goar Germany","acronym":"SCOPES '14"},"container-title":["Proceedings of the 17th International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2609248.2609261","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2609248.2609261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:53Z","timestamp":1750229753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2609248.2609261"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,10]]},"references-count":27,"alternative-id":["10.1145\/2609248.2609261","10.1145\/2609248"],"URL":"https:\/\/doi.org\/10.1145\/2609248.2609261","relation":{},"subject":[],"published":{"date-parts":[[2014,6,10]]},"assertion":[{"value":"2014-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}