{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:11Z","timestamp":1750306691097,"version":"3.41.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2009-09806 and AYA2009-13300-C03-02"],"award-info":[{"award-number":["TIN2009-09806 and AYA2009-13300-C03-02"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["318013"],"award-info":[{"award-number":["318013"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Nano-Tera.ch with Swiss Confederation financing"},{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ObeSense RTD","award":["20NA21_143081"],"award-info":[{"award-number":["20NA21_143081"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2014,6]]},"abstract":"<jats:p>Reconfigurable platforms are a promising technology that offers an interesting trade-off between flexibility and performance, which many recent embedded system applications demand, especially in fields such as multimedia processing. These applications typically involve multiple ad-hoc tasks for hardware acceleration, which are usually represented using formalisms such as Data Flow Diagrams (DFDs), Data Flow Graphs (DFGs), Control and Data Flow Graphs (CDFGs) or Petri Nets. However, none of these models is able to capture at the same time the pipeline behavior between tasks (that therefore can coexist in order to minimize the application execution time), their communication patterns, and their data dependencies. This article proves that the knowledge of all this information can be effectively exploited to reduce the resource requirements and the timing performance of modern reconfigurable systems, where a set of hardware accelerators is used to support the computation. For this purpose, this article proposes a novel task representation model, named Temporal Constrained Data Flow Diagram (TCDFD), which includes all this information. This article also presents a mapping-scheduling algorithm that is able to take advantage of the new TCDFD model. It aims at minimizing the dynamic reconfiguration overhead while meeting the communication requirements among the tasks. Experimental results show that the presented approach achieves up to 75% of resources saving and up to 89% of reconfiguration overhead reduction with respect to other state-of-the-art techniques for reconfigurable platforms.<\/jats:p>","DOI":"10.1145\/2611562","type":"journal-article","created":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T14:23:02Z","timestamp":1404224582000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms"],"prefix":"10.1145","volume":"7","author":[{"given":"Juan Antonio","family":"Clemente","sequence":"first","affiliation":[{"name":"Universidad Complutense de Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Beretta","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,7,4]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.963446"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 1666--1669","author":"Anellal S.","year":"1993","unstructured":"S. Anellal and B. Kaminska . 1993. Scheduling of a control and data flow graph . In Proceedings of the IEEE International Symposium on Circuits and Systems. 1666--1669 . DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS. 1993 .394061 10.1109\/ISCAS S. Anellal and B. Kaminska. 1993. Scheduling of a control and data flow graph. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1666--1669. DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS. 1993.394061"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/252471.252508"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193229"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 418--419","author":"Benini L.","year":"2002","unstructured":"L. Benini and G. De Micheli . 2002. Networks on chip: A new paradigm for systems on chip design . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 418--419 . DOI:http:\/\/dx.doi.org\/10.1109\/DATE. 2002 .998307 10.1109\/DATE.2002.998307 L. Benini and G. De Micheli. 2002. Networks on chip: A new paradigm for systems on chip design. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 418--419. DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2002.998307"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2115991"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2138140"},{"volume-title":"Proceedings of the ACM SIGMOD International Conference on Management of Data. 66--78","author":"Bruza P. D.","key":"e_1_2_1_9_1","unstructured":"P. D. Bruza and Th. P. van der Weide. 1993. The semantics of data flow diagrams . In Proceedings of the ACM SIGMOD International Conference on Management of Data. 66--78 . DOI:http:\/\/dx.doi.org\/10.1.1.40.9398 P. D. Bruza and Th. P. van der Weide. 1993. The semantics of data flow diagrams. In Proceedings of the ACM SIGMOD International Conference on Management of Data. 66--78. DOI:http:\/\/dx.doi.org\/10.1.1.40.9398"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.30"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.40"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050158"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.99"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015739"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805829"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.72"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 15th Asia and South Pacific Design Automation Conference. 799--804","author":"Ferrandi F.","year":"2010","unstructured":"F. Ferrandi , C. Pilato , D. Sciuto , and A. Tumeo . 2010. Mapping and scheduling of parallel C applications with ant colony optimization onto heterogeneous reconfigurable MPSoCs . In Proceedings of the 15th Asia and South Pacific Design Automation Conference. 799--804 . DOI:http:\/\/dx.doi.org\/10.1109\/ASPDAC. 2010 .5419782 10.1109\/ASPDAC F. Ferrandi, C. Pilato, D. Sciuto, and A. Tumeo. 2010. Mapping and scheduling of parallel C applications with ant colony optimization onto heterogeneous reconfigurable MPSoCs. In Proceedings of the 15th Asia and South Pacific Design Automation Conference. 799--804. DOI:http:\/\/dx.doi.org\/10.1109\/ASPDAC. 2010.5419782"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993398"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120853"},{"key":"e_1_2_1_21_1","volume-title":"Tech. Rep. Sandia National Laboratories","author":"Hendrickson B.","year":"1994","unstructured":"B. Hendrickson and R. Leland . 1994 . The Chaco user's guide, Version 2.0. Tech. Rep. Sandia National Laboratories . http:\/\/www.cs.sandia.gov\/_bahendr\/chaco.html B. Hendrickson and R. Leland. 1994. The Chaco user's guide, Version 2.0. Tech. Rep. Sandia National Laboratories. http:\/\/www.cs.sandia.gov\/_bahendr\/chaco.html"},{"key":"e_1_2_1_22_1","unstructured":"International Telecommunication Union (ITU). 1993. ITU-T Recommendation H.261. (1993). http:\/\/www.itu. int\/rec\/T-REC-H.261\/e  International Telecommunication Union (ITU). 1993. ITU-T Recommendation H.261. (1993). http:\/\/www.itu. int\/rec\/T-REC-H.261\/e"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 15th International Conference on Field Programmable Logic and Applications. 386--390","author":"Janiaut M.","year":"2005","unstructured":"M. Janiaut , C. Tanougast , H. Rabah , Y. Berviller , C. Mannino , and S. Weber . 2005. Configurable hardware implementation of a conceptual decoder for a real-time mpeg-2 analysis . In Proceedings of the 15th International Conference on Field Programmable Logic and Applications. 386--390 . DOI:http:\/\/dx.doi.org\/10.1109\/FPL. 2005 .1515752 10.1109\/FPL.2005.1515752 M. Janiaut, C. Tanougast, H. Rabah, Y. Berviller, C. Mannino, and S. Weber. 2005. Configurable hardware implementation of a conceptual decoder for a real-time mpeg-2 analysis. In Proceedings of the 15th International Conference on Field Programmable Logic and Applications. 386--390. DOI:http:\/\/dx.doi.org\/10.1109\/FPL.2005.1515752"},{"key":"e_1_2_1_24_1","unstructured":"C. Kao. 2006. Benefits of partial reconfiguration. Xilinx.  C. Kao. 2006. Benefits of partial reconfiguration. Xilinx."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676696"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 3rd International Workshop on Intelligent Systems and Applications. 1--4. DOI:http:\/\/dx.doi.org\/10","author":"Li M.","year":"2011","unstructured":"M. Li and Y. Ruan . 2011. Approach to formalizing UML sequence diagrams . In Proceedings of the 3rd International Workshop on Intelligent Systems and Applications. 1--4. DOI:http:\/\/dx.doi.org\/10 .1109\/ISA. 2011 . 5873348 10.1109\/ISA.2011 M. Li and Y. Ruan. 2011. Approach to formalizing UML sequence diagrams. In Proceedings of the 3rd International Workshop on Intelligent Systems and Applications. 1--4. DOI:http:\/\/dx.doi.org\/10.1109\/ISA.2011. 5873348"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503076"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Conference on Multimedia and Expo. 1253--1256","author":"Lindroth T.","year":"2006","unstructured":"T. Lindroth , N. Avessta , J. Teuhola , and T. Seceleanu . 2006. Complexity analysis of H.264 decoder for FPGA design . In Proceedings of the IEEE International Conference on Multimedia and Expo. 1253--1256 . DOI:http:\/\/dx.doi.org\/10.1109\/ICME. 2006 .262765 10.1109\/ICME.2006.262765 T. Lindroth, N. Avessta, J. Teuhola, and T. Seceleanu. 2006. Complexity analysis of H.264 decoder for FPGA design. In Proceedings of the IEEE International Conference on Multimedia and Expo. 1253--1256. DOI:http:\/\/dx.doi.org\/10.1109\/ICME.2006.262765"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.31"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the International Symposium on High Density packaging and Microsystem Integration. 1--5. DOI:http:\/\/dx.doi.org\/10","author":"X.","year":"2007","unstructured":"X. Mei-hua, C. Yu-lan, R. Feng , and C. Zhang-jin . 2007. Optimizing design and FPGA implementation for CABAC decoder . In Proceedings of the International Symposium on High Density packaging and Microsystem Integration. 1--5. DOI:http:\/\/dx.doi.org\/10 .1109\/HDP. 2007 .4283645 10.1109\/HDP.2007.4283645 X. Mei-hua, C. Yu-lan, R. Feng, and C. Zhang-jin. 2007. Optimizing design and FPGA implementation for CABAC decoder. In Proceedings of the International Symposium on High Density packaging and Microsystem Integration. 1--5. DOI:http:\/\/dx.doi.org\/10.1109\/HDP.2007.4283645"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775985"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131519"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131519"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993404"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.100"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289969"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Conference on Computer and Communication Engineering. 683--686","author":"Taghipour H.","year":"2008","unstructured":"H. Taghipour , J. Frounchi , and M. H. Zarifi . 2008. Design and implementation of MP3 decoder using partial dynamic reconfiguration on Virtex-4 FPGAs . In Proceedings of the International Conference on Computer and Communication Engineering. 683--686 . DOI:http:\/\/dx.doi.org\/10.1109\/ICCCE. 2008 .4580691 10.1109\/ICCCE.2008.4580691 H. Taghipour, J. Frounchi, and M. H. Zarifi. 2008. Design and implementation of MP3 decoder using partial dynamic reconfiguration on Virtex-4 FPGAs. In Proceedings of the International Conference on Computer and Communication Engineering. 683--686. DOI:http:\/\/dx.doi.org\/10.1109\/ICCCE.2008.4580691"},{"key":"e_1_2_1_39_1","volume-title":"Tech. Rep. Eindhoven University of Technology","author":"Theelen B. D.","year":"2008","unstructured":"B. D. Theelen , M. C. W. Geilen , S. Stuijk , S. V. Gheorghita , T. Basten , J. P. M. Voeten , and A. H. Ghamarian . 2008 . Scenario-aware data flow. Tech. Rep. Eindhoven University of Technology , Eindhoven, The Netherlands . B. D. Theelen, M. C. W. Geilen, S. Stuijk, S. V. Gheorghita, T. Basten, J. P. M. Voeten, and A. H. Ghamarian. 2008. Scenario-aware data flow. Tech. Rep. Eindhoven University of Technology, Eindhoven, The Netherlands."},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 238--243 suppl. DOI:http:\/\/dx.doi.org\/10","author":"Verderber M.","year":"2003","unstructured":"M. Verderber , A. Zemva , and D. Lampret . 2003. HW\/SW partitioned optimization and VLSI-FPGA implementation of the MPEG-2 video decoder . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 238--243 suppl. DOI:http:\/\/dx.doi.org\/10 .1109\/DATE. 2003 .1253835 10.1109\/DATE.2003.1253835 M. Verderber, A. Zemva, and D. Lampret. 2003. HW\/SW partitioned optimization and VLSI-FPGA implementation of the MPEG-2 video decoder. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 238--243 suppl. DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2003.1253835"},{"key":"e_1_2_1_41_1","unstructured":"H.\n      Walder\n     and \n      M.\n      Platzner\n  . \n  2004\n  . A Runtime environment for reconfigurable hardware operating systems. In Proceedings of the 14th International Conference on Field Programmable Logic and Application Lecture Notes in Computer Science vol. \n  3203\n  . \n  Springer 831--835. DOI:http:\/\/dx.doi.org\/10.1007\/978-3-540-30117-284    10.1007\/978-3-540-30117-284\nH. Walder and M. Platzner. 2004. A Runtime environment for reconfigurable hardware operating systems. In Proceedings of the 14th International Conference on Field Programmable Logic and Application Lecture Notes in Computer Science vol. 3203. Springer 831--835. DOI:http:\/\/dx.doi.org\/10.1007\/978-3-540-30117-284"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039393"},{"key":"e_1_2_1_43_1","unstructured":"Xilinx Corporation. 2010. Virtex-5 FPGA User Guide.  Xilinx Corporation. 2010. Virtex-5 FPGA User Guide."},{"key":"e_1_2_1_44_1","unstructured":"Xilinx Corporation. 2012a. MicroBlaze Processor Reference Guide.  Xilinx Corporation. 2012a. MicroBlaze Processor Reference Guide."},{"key":"e_1_2_1_45_1","unstructured":"Xilinx Corporation. 2012b. Zynq-7000 extensible processing platform overview.  Xilinx Corporation. 2012b. Zynq-7000 extensible processing platform overview."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_6"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICTA.2009.736"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/41.334574"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2611562","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2611562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:33Z","timestamp":1750230093000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2611562"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":46,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["10.1145\/2611562"],"URL":"https:\/\/doi.org\/10.1145\/2611562","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2013-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}