{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T13:25:11Z","timestamp":1765545911440,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,15]],"date-time":"2014-06-15T00:00:00Z","timestamp":1402790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["SEC-2011-284989"],"award-info":[{"award-number":["SEC-2011-284989"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,15]]},"DOI":"10.1145\/2611765.2611771","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:18:31Z","timestamp":1401473911000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Side channel analysis on an embedded hardware fingerprint biometric comparator & low cost countermeasures"],"prefix":"10.1145","author":[{"given":"Taoufik","family":"Chouta","sequence":"first","affiliation":[{"name":"Institut MINES-TELECOM, TELECOM ParisTech, PARIS Cedex, France"}]},{"given":"Tarik","family":"Graba","sequence":"additional","affiliation":[{"name":"Institut MINES-TELECOM, TELECOM ParisTech, PARIS Cedex, France"}]},{"given":"Jean-luc","family":"Danger","sequence":"additional","affiliation":[{"name":"Institut MINES-TELECOM, TELECOM ParisTech, PARIS Cedex, France"}]},{"given":"Julien","family":"Bringer","sequence":"additional","affiliation":[{"name":"Morpho, Osny, France"}]},{"given":"Ma\u00ebl","family":"Berthier","sequence":"additional","affiliation":[{"name":"Morpho, Osny, France"}]},{"given":"Yves","family":"Bocktaels","sequence":"additional","affiliation":[{"name":"Morpho, Osny, France"}]},{"given":"M\u00e9lanie","family":"Favre","sequence":"additional","affiliation":[{"name":"Morpho, Osny, France"}]},{"given":"Herv\u00e9","family":"Chabanne","sequence":"additional","affiliation":[{"name":"Morpho, Osny, France"}]}],"member":"320","published-online":{"date-parts":[[2014,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1557624"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.14"},{"key":"e_1_3_2_1_6_1","volume-title":"http:\/\/www.risec.aist.go.jp\/project\/sasebo\/","author":"el Attack Standard Evaluation J. RCIS-AIST","year":"2013","unstructured":"J. RCIS-AIST , \"SASEBO (Side-chann el Attack Standard Evaluation Board, Akashi Satoh) development board : http:\/\/www.risec.aist.go.jp\/project\/sasebo\/ ,\" 2013 . J. RCIS-AIST, \"SASEBO (Side-channel Attack Standard Evaluation Board, Akashi Satoh) development board: http:\/\/www.risec.aist.go.jp\/project\/sasebo\/,\" 2013."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/978-0-387-71829-3_2","volume-title":"ser. Integrated Circuits and Systems","author":"Standaert F.-X.","year":"2010","unstructured":"F.-X. Standaert , \" Introduction to Side-Channel Attacks Secure Integrated Circuits and Systems,\" in Secure Integrated Circuits and Systems , ser. Integrated Circuits and Systems , I. M. R. Verbauwhede, Ed. Boston, MA : Springer US , 2010 , ch. 2, pp. 27 -- 42 . {Online}. Available: http:\/\/dx.doi.org\/10.1007\/978-0-387-71829-3_2 10.1007\/978-0-387-71829-3_2 F.-X. Standaert, \"Introduction to Side-Channel Attacks Secure Integrated Circuits and Systems,\" in Secure Integrated Circuits and Systems, ser. Integrated Circuits and Systems, I. M. R. Verbauwhede, Ed. Boston, MA: Springer US, 2010, ch. 2, pp. 27--42. {Online}. Available: http:\/\/dx.doi.org\/10.1007\/978-0-387-71829-3_2"},{"key":"e_1_3_2_1_8_1","first-page":"16","volume-title":"Correlation Power Analysis with a Leakage Model,\" in CHES, ser. LNCS","author":"Clavier C.","year":"2004","unstructured":"\u00c9. Brier, C. Clavier , and F. Olivier , \" Correlation Power Analysis with a Leakage Model,\" in CHES, ser. LNCS , vol. 3156 . Springer , August 11--13 2004 , pp. 16 -- 29 , Cambridge, MA, USA. \u00c9. Brier, C. Clavier, and F. Olivier, \"Correlation Power Analysis with a Leakage Model,\" in CHES, ser. LNCS, vol. 3156. Springer, August 11--13 2004, pp. 16--29, Cambridge, MA, USA."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_6"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27954-6_23"},{"key":"e_1_3_2_1_11_1","volume-title":"Integrated circuit having an active shield","author":"Beit-Grogger A.","year":"2005","unstructured":"A. Beit-Grogger and J. Riegebauer , \" Integrated circuit having an active shield ,\" November 8 2005 , United States Patent number 6,962,294. A. Beit-Grogger and J. Riegebauer, \"Integrated circuit having an active shield,\" November 8 2005, United States Patent number 6,962,294."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"November 6--8","author":"Danger J.-L.","year":"2009","unstructured":"J.-L. Danger , S. Guilley , S. Bhasin , and M. Nassar , \" Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-Level Attacks on Hardware Cryptoprocessors, --- New Attacks and Improved Counter-Measures ---,\" in SCS, ser. IEEE , November 6--8 2009 , pp. 1 -- 8 , Jerba , Tunisia . DOI: 10.1109\/ICSCS.2009.5412599. 10.1109\/ICSCS.2009.5412599 J.-L. Danger, S. Guilley, S. Bhasin, and M. Nassar, \"Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-Level Attacks on Hardware Cryptoprocessors, --- New Attacks and Improved Counter-Measures ---,\" in SCS, ser. IEEE, November 6--8 2009, pp. 1--8, Jerba, Tunisia. DOI: 10.1109\/ICSCS.2009.5412599."},{"key":"e_1_3_2_1_13_1","volume-title":"Convention Center","author":"Maghrebi H.","year":"2011","unstructured":"H. Maghrebi , S. Guilley , and J.-L. Danger , \" Formal Security Evaluation of Hardware Boolean Masking against Second-Order Attacks ,\" in HOST , ser. IEEE Computer Society, June 5-6 2011, pp. 40--46 , Convention Center , San Diego, California, USA. DOI: 10.1109\/HST. 2011 .5954993. 10.1109\/HST.2011.5954993 H. Maghrebi, S. Guilley, and J.-L. Danger, \"Formal Security Evaluation of Hardware Boolean Masking against Second-Order Attacks,\" in HOST, ser. IEEE Computer Society, June 5-6 2011, pp. 40--46, Convention Center, San Diego, California, USA. DOI: 10.1109\/HST.2011.5954993."},{"key":"e_1_3_2_1_14_1","volume-title":"http:\/\/bias.csr.unibo.it\/fvc2000\/","author":"Competition Fingerprint Verification","year":"2000","unstructured":"\" Fingerprint Verification Competition ( 2000 ),\" http:\/\/bias.csr.unibo.it\/fvc2000\/ . \"Fingerprint Verification Competition (2000),\" http:\/\/bias.csr.unibo.it\/fvc2000\/."},{"key":"e_1_3_2_1_15_1","volume-title":"http:\/\/bias.csr.unibo.it\/fvc2002\/","author":"Competition Fingerprint Verification","year":"2002","unstructured":"\" Fingerprint Verification Competition ( 2002 ),\" http:\/\/bias.csr.unibo.it\/fvc2002\/ . \"Fingerprint Verification Competition (2002),\" http:\/\/bias.csr.unibo.it\/fvc2002\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0010-2"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_3"}],"event":{"name":"HASP '14: The Third Workshop on Hardware and Architectural Support for Security and Privacy","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Minneapolis Minnesota USA","acronym":"HASP '14"},"container-title":["Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2611765.2611771","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2611765.2611771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:34Z","timestamp":1750230094000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2611765.2611771"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,15]]},"references-count":15,"alternative-id":["10.1145\/2611765.2611771","10.1145\/2611765"],"URL":"https:\/\/doi.org\/10.1145\/2611765.2611771","relation":{},"subject":[],"published":{"date-parts":[[2014,6,15]]},"assertion":[{"value":"2014-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}