{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T17:57:01Z","timestamp":1773511021732,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,15]],"date-time":"2014-06-15T00:00:00Z","timestamp":1402790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8650-10-C-7090"],"award-info":[{"award-number":["FA8650-10-C-7090"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,15]]},"DOI":"10.1145\/2611765.2611773","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:18:31Z","timestamp":1401473911000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["PUMP"],"prefix":"10.1145","author":[{"given":"Udit","family":"Dhawan","sequence":"first","affiliation":[{"name":"University of Pennsylvania"}]},{"given":"Nikos","family":"Vasilakis","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}]},{"given":"Raphael","family":"Rubin","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}]},{"given":"Silviu","family":"Chiricescu","sequence":"additional","affiliation":[{"name":"BAE Systems"}]},{"given":"Jonathan M.","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}]},{"suffix":"Jr.","given":"Thomas F.","family":"Knight","sequence":"additional","affiliation":[{"name":"Ginkgo Bioworks"}]},{"given":"Benjamin C.","family":"Pierce","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}]},{"given":"Andr\u00e9","family":"DeHon","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}]}],"member":"320","published-online":{"date-parts":[[2014,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM Cortex-A5 Processor http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a5.php.  ARM Cortex-A5 Processor http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a5.php."},{"key":"e_1_3_2_1_2_1","volume-title":"Digital Equipment Corporation","author":"Handbook Alpha Architecture","year":"1992","unstructured":"Alpha Architecture Handbook . Digital Equipment Corporation , 1992 . Alpha Architecture Handbook. Digital Equipment Corporation, 1992."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1102120.1102165"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896913"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. Wkshp on Graph Reduction","author":"Nikhil R. S.","year":"1986","unstructured":"Arvind, R. S. Nikhil , and K. K. Pingali . I-structures: Data structures for parallel computing . In Proc. Wkshp on Graph Reduction ( Springer-Verlag LNCS 279), Sept. 1986 . Arvind, R. S. Nikhil, and K. K. Pingali. I-structures: Data structures for parallel computing. In Proc. Wkshp on Graph Reduction (Springer-Verlag LNCS 279), Sept. 1986."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23644-0_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455770.1455776"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.18"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.20"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.36"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055626.1055636"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1187976.1187977"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250722"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.17"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2354410.2355153"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. ACM TRETS","author":"Dhawan U.","year":"2014","unstructured":"U. Dhawan and A. DeHon . Area-efficient near-associative memories on FPGAs . In Proc. ACM TRETS , 2014 . U. Dhawan and A. DeHon. Area-efficient near-associative memories on FPGAs. In Proc. ACM TRETS, 2014."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2014.43"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_21_1","first-page":"129","article-title":"Techniques for cache and memory simulation using address reference traces","volume":"1","author":"Holliday M. A.","year":"1990","unstructured":"M. A. Holliday . Techniques for cache and memory simulation using address reference traces . Int. J. Comput. Simul , 1 : 129 -- 151 , 1990 . M. A. Holliday. Techniques for cache and memory simulation using address reference traces. Int. J. Comput. Simul, 1:129--151, 1990.","journal-title":"Int. J. Comput. Simul"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.10"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270347"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89862-7_4"},{"key":"e_1_3_2_1_25_1","volume-title":"HPL 2009-85","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. P. Jouppi . CACTI 6.0: A tool to model large caches . HPL 2009-85 , HP Labs, Palo Alto, CA , April 2009 . Latest code release for CACTI 6 is 6.5. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. CACTI 6.0: A tool to model large caches. HPL 2009-85, HP Labs, Palo Alto, CA, April 2009. Latest code release for CACTI 6 is 6.5."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.26"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016650"},{"key":"e_1_3_2_1_28_1","first-page":"443","volume-title":"Proc. ISCA","author":"Patterson D. A.","year":"1981","unstructured":"D. A. Patterson and C. H. Sequin . RISC I: A Reduced Instruction Set VLSI Computer . In Proc. ISCA , pages 443 -- 457 , 1981 . D. A. Patterson and C. H. Sequin. RISC I: A Reduced Instruction Set VLSI Computer. In Proc. ISCA, pages 443--457, 1981."},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. OSDI","author":"Rinard M.","year":"2004","unstructured":"M. Rinard , C. Cadar , D. Dumitran , D. M. Roy , T. Leu , and J. William S. Beebee . Enhancing server availability and security through failure-oblivious computing . In Proc. OSDI , December 2004 . M. Rinard, C. Cadar, D. Dumitran, D. M. Roy, T. Leu, and J. William S. Beebee. Enhancing server availability and security through failure-oblivious computing. In Proc. OSDI, December 2004."},{"issue":"6","key":"e_1_3_2_1_30_1","first-page":"1905","volume":"57","author":"Ritchie D.","year":"1978","unstructured":"D. Ritchie and K. Thompson . The UNIX Time-Sharing System. BSTJ , 57 ( 6 ): 1905 -- 1930 , 1978 . D. Ritchie and K. Thompson. The UNIX Time-Sharing System. BSTJ, 57(6):1905--1930, 1978.","journal-title":"The UNIX Time-Sharing System. BSTJ"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2010.20"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265927"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315313"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.13"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658637"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629604"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.44"}],"event":{"name":"HASP '14: The Third Workshop on Hardware and Architectural Support for Security and Privacy","location":"Minneapolis Minnesota USA","acronym":"HASP '14","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2611765.2611773","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2611765.2611773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:34Z","timestamp":1750230094000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2611765.2611773"}},"subtitle":["a programmable unit for metadata processing"],"short-title":[],"issued":{"date-parts":[[2014,6,15]]},"references-count":38,"alternative-id":["10.1145\/2611765.2611773","10.1145\/2611765"],"URL":"https:\/\/doi.org\/10.1145\/2611765.2611773","relation":{},"subject":[],"published":{"date-parts":[[2014,6,15]]},"assertion":[{"value":"2014-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}