{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T05:35:09Z","timestamp":1778823309843,"version":"3.51.4"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSERC, SRC, Altera, and Texas Instruments"},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004361","name":"Texas Instruments Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004361","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2014,6]]},"abstract":"<jats:p>Exploring architectures for large, modern FPGAs requires sophisticated software that can model and target hypothetical devices. Furthermore, research into new CAD algorithms often requires a complete and open source baseline CAD flow. This article describes recent advances in the open source Verilog-to-Routing (VTR) CAD flow that enable further research in these areas. VTR now supports designs with multiple clocks in both timing analysis and optimization. Hard adder\/carry logic can be included in an architecture in various ways and significantly improves the performance of arithmetic circuits. The flow now models energy consumption, an increasingly important concern. The speed and quality of the packing algorithms have been significantly improved. VTR can now generate a netlist of the final post-routed circuit which enables detailed simulation of a design for a variety of purposes. We also release new FPGA architecture files and models that are much closer to modern commercial architectures, enabling more realistic experiments. Finally, we show that while this version of VTR supports new and complex features, it has a 1.5\u00d7 compile time speed-up for simple architectures and a 6\u00d7 speed-up for complex architectures compared to the previous release, with no degradation to timing or wire-length quality.<\/jats:p>","DOI":"10.1145\/2617593","type":"journal-article","created":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T14:23:02Z","timestamp":1404224582000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":316,"title":["VTR 7.0"],"prefix":"10.1145","volume":"7","author":[{"given":"Jason","family":"Luu","sequence":"first","affiliation":[{"name":"University of Toronto"}]},{"given":"Jeffrey","family":"Goeders","sequence":"additional","affiliation":[{"name":"University of British Columbia"}]},{"given":"Michael","family":"Wainberg","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Andrew","family":"Somerville","sequence":"additional","affiliation":[{"name":"University of New Brunswick"}]},{"given":"Thien","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Konstantin","family":"Nasartschuk","sequence":"additional","affiliation":[{"name":"University of New Brunswick"}]},{"given":"Miad","family":"Nasr","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Sen","family":"Wang","sequence":"additional","affiliation":[{"name":"University of New Brunswick"}]},{"given":"Tim","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Nooruddin","family":"Ahmed","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Kenneth B.","family":"Kent","sequence":"additional","affiliation":[{"name":"University of New Brunswick"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto"}]}],"member":"320","published-online":{"date-parts":[[2014,7,4]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8.","author":"Abdelfattah M.","unstructured":"M. Abdelfattah and V. Betz . 2013. The power of communication: energy-efficient NoCs for FPGAs . In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8. M. Abdelfattah and V. Betz. 2013. The power of communication: energy-efficient NoCs for FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_3_1","unstructured":"Altera. 2009. Stratix IV Device Family Overview. http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf.  Altera. 2009. Stratix IV Device Family Overview. http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf."},{"key":"e_1_2_1_4_1","unstructured":"Altera. 2012a. PowerPlay Early Power Estimator: User Guide. http:\/\/www.altera.com\/support\/devices\/estimator\/pow-powerplay.jsp.  Altera. 2012a. PowerPlay Early Power Estimator: User Guide. http:\/\/www.altera.com\/support\/devices\/estimator\/pow-powerplay.jsp."},{"key":"e_1_2_1_5_1","unstructured":"Altera. 2012b. Stratix V Device family overview. http:\/\/www.altera.com\/devices\/fpga\/stratix-fpgas\/stratix-v\/stxv-index.jsp.  Altera. 2012b. Stratix V Device family overview. http:\/\/www.altera.com\/devices\/fpga\/stratix-fpgas\/stratix-v\/stxv-index.jsp."},{"key":"e_1_2_1_6_1","unstructured":"Altera. 2013. Quartus II Version 13.0 Handbook. http:\/\/www.altera.com\/.  Altera. 2013. Quartus II Version 13.0 Handbook. http:\/\/www.altera.com\/."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329203"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"V. Betz J. Rose and A. Marquardt. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers Norwell MA.   V. Betz J. Rose and A. Marquardt. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers Norwell MA.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_9_1","unstructured":"Y. Cao. 2008. Berkeley predictive technology model. http:\/\/ptm.asu.edu\/.  Y. Cao. 2008. Berkeley predictive technology model. http:\/\/ptm.asu.edu\/."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology.","author":"Chiasson C.","unstructured":"C. Chiasson and V. Betz . 2013. COFFE: Fully-automated transistor sizing for FPGAs . In Proceedings of the IEEE International Conference on Field-Programmable Technology. C. Chiasson and V. Betz. 2013. COFFE: Fully-automated transistor sizing for FPGAs. In Proceedings of the IEEE International Conference on Field-Programmable Technology."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. 361--367","author":"Chung K.","unstructured":"K. Chung and J. Rose . 1992. TEMPT: Technology mapping for the exploration of FPGA architectures with hard-wired connections . In Proceedings of the ACM\/IEEE Design Automation Conference. 361--367 . K. Chung and J. Rose. 1992. TEMPT: Technology mapping for the exploration of FPGA architectures with hard-wired connections. In Proceedings of the ACM\/IEEE Design Automation Conference. 361--367."},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"S. Gangadharan and S. Churiwala. 2013. Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints. Springer.   S. Gangadharan and S. Churiwala. 2013. Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints. Springer.","DOI":"10.1007\/978-1-4614-3269-2"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology. 229--234","author":"Goeders J.","unstructured":"J. Goeders and S. Wilton . 2012. VersaPower: Power estimation for diverse FPGA architectures . In Proceedings of the IEEE International Conference on Field Programmable Technology. 229--234 . J. Goeders and S. Wilton. 2012. VersaPower: Power estimation for diverse FPGA architectures. In Proceedings of the IEEE International Conference on Field Programmable Technology. 229--234."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 31","author":"Hsieh H.-C.","unstructured":"H.-C. Hsieh , W. Carter , J. Ja , E. Cheung , S. Schreifels , C. Erickson , P. Freidin , L. Tinkey , and R. Kanazawa . 1990. Third-generation architecture boosts speed and density of field-programmable gate arrays . In Proceedings of the IEEE Custom Integrated Circuits Conference. 31 .2\/1--31.2\/7. H.-C. Hsieh, W. Carter, J. Ja, E. Cheung, S. Schreifels, C. Erickson, P. Freidin, L. Tinkey, and R. Kanazawa. 1990. Third-generation architecture boosts speed and density of field-programmable gate arrays. In Proceedings of the IEEE Custom Integrated Circuits Conference. 31.2\/1--31.2\/7."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046215"},{"key":"e_1_2_1_16_1","unstructured":"ITRS. 2011. Interconnect chapter. http:\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011Interconnect.pdf.  ITRS. 2011. Interconnect chapter. http:\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011Interconnect.pdf."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology. 324--327","author":"Jamieson P.","unstructured":"P. Jamieson , W. Luk , S. J. Wilton , and G. A. Constantinides . 2009. An energy and power consumption analysis of FPGA routing architectures . In Proceedings of the IEEE International Conference on Field Programmable Technology. 324--327 . P. Jamieson, W. Luk, S. J. Wilton, and G. A. Constantinides. 2009. An energy and power consumption analysis of FPGA routing architectures. In Proceedings of the IEEE International Conference on Field Programmable Technology. 324--327."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391671"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8.","author":"Lamoureux J.","unstructured":"J. Lamoureux and S. J. Wilton . 2006. Activity estimation for field-programmable gate arrays . In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8. J. Lamoureux and S. J. Wilton. 2006. Activity estimation for field-programmable gate arrays. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_21_1","unstructured":"LATTICE. 2012. ECP3 family. http:\/\/www.latticesemi.com\/products\/fpga\/ecp3\/index.cfm.  LATTICE. 2012. ECP3 family. http:\/\/www.latticesemi.com\/products\/fpga\/ecp3\/index.cfm."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology. 1--6.","author":"Libby J.","unstructured":"J. Libby , A. Furrow , P. O'Brien , and K. Kent . 2011. A framework for verifying functional correctness in Odin II . In Proceedings of the IEEE International Conference on Field-Programmable Technology. 1--6. J. Libby, A. Furrow, P. O'Brien, and K. Kent. 2011. A framework for verifying functional correctness in Odin II. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 1--6."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"e_1_2_1_27_1","unstructured":"Microsemi. 2013. Smartfusion2 SoC FPGAs. http:\/\/www.microsemi.com\/fpga-soc\/soc-fpga\/smartfusion2.  Microsemi. 2013. Smartfusion2 SoC FPGAs. http:\/\/www.microsemi.com\/fpga-soc\/soc-fpga\/smartfusion2."},{"key":"e_1_2_1_28_1","volume-title":"ABC: A system for sequential synthesis and verification","author":"Mishchenko A.","year":"2009","unstructured":"A. Mishchenko . 2009 . ABC: A system for sequential synthesis and verification . http:\/\/www.eecs.berkeley. edu\/alanmi\/abc. A. Mishchenko. 2009. ABC: A system for sequential synthesis and verification. http:\/\/www.eecs.berkeley. edu\/alanmi\/abc."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. 1--8.","author":"Murray K.","unstructured":"K. Murray , S. Whitty , J. Luu , S. Liu , and V. Betz . 2013. Titan: Enabling large and realistic benchmarks for FPGAs . In Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. 1--8. K. Murray, S. Whitty, J. Luu, S. Liu, and V. Betz. 2013. Titan: Enabling large and realistic benchmarks for FPGAs. In Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the IEEE International Symposiumon Rapid System Prototyping. 128--134","author":"Nasartschuk K.","unstructured":"K. Nasartschuk , R. Herpers , and K. Kent . 2012. Visualization support for FPGA architecture exploration . In Proceedings of the IEEE International Symposiumon Rapid System Prototyping. 128--134 . K. Nasartschuk, R. Herpers, and K. Kent. 2012. Visualization support for FPGA architecture exploration. In Proceedings of the IEEE International Symposiumon Rapid System Prototyping. 128--134."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046235"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Low-Power Electronics and Design. 27--32","author":"Shum W. W.-K.","unstructured":"W. W.-K. Shum and J. H. Anderson . 2011. FPGA glitch power analysis and reduction . In Proceedings of the IEEE\/ACM International Symposium on Low-Power Electronics and Design. 27--32 . W. W.-K. Shum and J. H. Anderson. 2011. FPGA glitch power analysis and reduction. In Proceedings of the IEEE\/ACM International Symposium on Low-Power Electronics and Design. 27--32."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 197--202","author":"Somerville A.","unstructured":"A. Somerville and K. Kent . 2012. Improving memory support in the VTR flow . In Proceedings of the International Conference on Field Programmable Logic and Applications. 197--202 . A. Somerville and K. Kent. 2012. Improving memory support in the VTR flow. In Proceedings of the International Conference on Field Programmable Logic and Applications. 197--202."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"e_1_2_1_37_1","unstructured":"N. Weste and D. Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective 4th Ed. Addison Wesley.   N. Weste and D. Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective 4th Ed. Addison Wesley."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950419"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201325"},{"key":"e_1_2_1_40_1","unstructured":"Xilinx. 2011. Xilinx Power Estimator User Guide.  Xilinx. 2011. Xilinx Power Estimator User Guide."},{"key":"e_1_2_1_41_1","unstructured":"Xilinx. 2013a. Vivado design software. http:\/\/www.xilinx.com\/.  Xilinx. 2013a. Vivado design software. http:\/\/www.xilinx.com\/."},{"key":"e_1_2_1_42_1","unstructured":"Xilinx. 2013b. Xilinx Virtex-7 family overview. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-7\/index.htm.  Xilinx. 2013b. Xilinx Virtex-7 family overview. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-7\/index.htm."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2617593","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2617593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:56:00Z","timestamp":1750229760000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2617593"}},"subtitle":["Next Generation Architecture and CAD System for FPGAs"],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["10.1145\/2617593"],"URL":"https:\/\/doi.org\/10.1145\/2617593","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2013-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}