{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:12:19Z","timestamp":1767183139904,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,11]],"date-time":"2014-08-11T00:00:00Z","timestamp":1407715200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,11]]},"DOI":"10.1145\/2627369.2627619","type":"proceedings-article","created":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T20:13:39Z","timestamp":1406924019000},"page":"147-152","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Empirically derived abstractions in uncore power modeling for a server-class processor chip"],"prefix":"10.1145","author":[{"given":"Hans","family":"Jacobson","sequence":"first","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Joseph","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dharmesh","family":"Parikh","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339659"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. of Cool Chips Tutorial collocated with MICRO","author":"Cai G.","year":"1999","unstructured":"Cai , G. and Lim , C.H . 1999. Architectural level power\/performance optimization and dynamic power estimation . In Proc. of Cool Chips Tutorial collocated with MICRO , Nov. 1999 . Cai, G. and Lim, C.H. 1999. Architectural level power\/performance optimization and dynamic power estimation. In Proc. of Cool Chips Tutorial collocated with MICRO, Nov. 1999."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of Power-Aware Computer System (PACS) Workshop","author":"Dhodapkar A.","year":"2000","unstructured":"Dhodapkar , A. , Lim , C.H. and Cai , G . 2000. Tempest: a thermal enabled multi-model power\/performance estimator . In Proc. of Power-Aware Computer System (PACS) Workshop , Nov. 2000 . Dhodapkar, A., Lim, C.H. and Cai, G. 2000. Tempest: a thermal enabled multi-model power\/performance estimator. In Proc. of Power-Aware Computer System (PACS) Workshop, Nov. 2000."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.46"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014873"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2110410"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. Int'l Solid State Circuits Conference (ISSCC)","author":"Fluhr E.J.","year":"2014","unstructured":"Fluhr , E.J. , 2014 . POWER8: A server-class processor in 22nm SOI with 7.6 Tb\/s off-chip bandwidth . In Proc. Int'l Solid State Circuits Conference (ISSCC) , Feb. 2014. Fluhr, E.J., et al. 2014. POWER8: A server-class processor in 22nm SOI with 7.6 Tb\/s off-chip bandwidth. In Proc. Int'l Solid State Circuits Conference (ISSCC), Feb. 2014."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561918"},{"key":"e_1_3_2_1_17_1","first-page":"2012","article-title":"POWER7+: IBM's next generation POWER microprocessor","volume":"24","author":"Taylor S.","year":"2012","unstructured":"Taylor , S. 2012 . POWER7+: IBM's next generation POWER microprocessor , Hot Chips 24 , 2012 . Taylor, S. 2012. POWER7+: IBM's next generation POWER microprocessor, Hot Chips 24, 2012.","journal-title":"Hot Chips"},{"issue":"2","key":"e_1_3_2_1_18_1","first-page":"71","article-title":"Leakage Power Contributor Modeling, Design & Test of Computers","volume":"29","author":"Dhanwada N.","year":"2012","unstructured":"Dhanwada , N. , 2012 . Leakage Power Contributor Modeling, Design & Test of Computers , IEEE , vol. 29 , no. 2 , pp. 71 -- 78 , April 2012. Dhanwada, N., et al. 2012. Leakage Power Contributor Modeling, Design & Test of Computers, IEEE , vol.29, no.2, pp.71--78, April 2012.","journal-title":"IEEE"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279597"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.29"}],"event":{"name":"ISLPED'14: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"La Jolla California USA","acronym":"ISLPED'14"},"container-title":["Proceedings of the 2014 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2627369.2627619","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2627369.2627619","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:56:08Z","timestamp":1750229768000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2627369.2627619"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,11]]},"references-count":20,"alternative-id":["10.1145\/2627369.2627619","10.1145\/2627369"],"URL":"https:\/\/doi.org\/10.1145\/2627369.2627619","relation":{},"subject":[],"published":{"date-parts":[[2014,8,11]]},"assertion":[{"value":"2014-08-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}