{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:41Z","timestamp":1773247061320,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,11]],"date-time":"2014-08-11T00:00:00Z","timestamp":1407715200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,11]]},"DOI":"10.1145\/2627369.2627665","type":"proceedings-article","created":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T20:13:39Z","timestamp":1406924019000},"page":"319-322","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Gated low-power clock tree synthesis for 3D-ICs"],"prefix":"10.1145","author":[{"given":"Tiantao","family":"Lu","sequence":"first","affiliation":[{"name":"University of Maryland, Collge Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Maryland, Collge Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Ispd 2009 clock network synthesis contest. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html.  Ispd 2009 clock network synthesis contest. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html."},{"key":"e_1_3_2_1_2_1","volume-title":"Zero skew clock routing with minimum wirelength. Circuits and Systems II: Analog and Digital Signal Processing","author":"Chao T.-H.","year":"1992","unstructured":"T.-H. Chao , Zero skew clock routing with minimum wirelength. Circuits and Systems II: Analog and Digital Signal Processing , IEEE Transactions on, 1992 . T.-H. Chao, et al. Zero skew clock routing with minimum wirelength. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 1992."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297686"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775989"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003708"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824307"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168834"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.924825"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735060"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030156"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"e_1_3_2_1_15_1","volume-title":"Low-Power and Reliable Clock Network Design for Through-Silicon Via (TSV) Based 3D ICs. Components, Packaging and Manufacturing Technology","author":"Zhao X.","year":"2011","unstructured":"X. Zhao , Low-Power and Reliable Clock Network Design for Through-Silicon Via (TSV) Based 3D ICs. Components, Packaging and Manufacturing Technology , IEEE Transactions on, 2011 . X. Zhao, et al. Low-Power and Reliable Clock Network Design for Through-Silicon Via (TSV) Based 3D ICs. Components, Packaging and Manufacturing Technology, IEEE Transactions on, 2011."}],"event":{"name":"ISLPED'14: International Symposium on Low Power Electronics and Design","location":"La Jolla California USA","acronym":"ISLPED'14","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 2014 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2627369.2627665","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2627369.2627665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:56:08Z","timestamp":1750229768000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2627369.2627665"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,11]]},"references-count":15,"alternative-id":["10.1145\/2627369.2627665","10.1145\/2627369"],"URL":"https:\/\/doi.org\/10.1145\/2627369.2627665","relation":{},"subject":[],"published":{"date-parts":[[2014,8,11]]},"assertion":[{"value":"2014-08-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}