{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T19:43:22Z","timestamp":1768679002349,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["SHF-1217917"],"award-info":[{"award-number":["SHF-1217917"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628078","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"237-250","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Heterogeneous microarchitectures trump voltage scaling for low-power cores"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Lukefahr","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shruti","family":"Padmanabha","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"Jr.","given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379265"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785543"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.14"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"e_1_3_2_1_11_1","volume-title":"Planar fully depleted silicon technology to design competitive soc at 28nm and beyond","author":"Flatresse P.","year":"2012","unstructured":"P. Flatresse , G. Cesana , and X. Cauchy , \" Planar fully depleted silicon technology to design competitive soc at 28nm and beyond ,\" Feb. 2012 , http:\/\/www.soiconsortium.org\/link-812.php. P. Flatresse, G. Cesana, and X. Cauchy, \"Planar fully depleted silicon technology to design competitive soc at 28nm and beyond,\" Feb. 2012, http:\/\/www.soiconsortium.org\/link-812.php."},{"key":"e_1_3_2_1_12_1","unstructured":"P. Greenhalgh \"Big.little processing with arm cortex-a15 & cortex-a7 \" Sep. 2011.  P. Greenhalgh \"Big.little processing with arm cortex-a15 & cortex-a7 \" Sep. 2011."},{"key":"e_1_3_2_1_13_1","first-page":"236","volume-title":"ICCD 2004. Proceedings. IEEE International Conference on","author":"Grochowski E.","year":"2004","unstructured":"E. Grochowski , R. Ronen , J. Shen , and P. Wang , \" Best of both latency and throughput,\" in Computer Design: VLSI in Computers and Processors, 2004 . ICCD 2004. Proceedings. IEEE International Conference on , 2004 , pp. 236 -- 243 . E. Grochowski, R. Ronen, J. Shen, and P. Wang, \"Best of both latency and throughput,\" in Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on, 2004, pp. 236--243."},{"key":"e_1_3_2_1_14_1","first-page":"7","volume-title":"IEDM Technical Digest. IEEE International","author":"Horowitz M.","year":"2005","unstructured":"M. Horowitz , E. Alon , D. Patil , S. Naffziger , R. Kumar , and K. Bernstein , \" Scaling, power, and the future of cmos,\" in Electron Devices Meeting, 2005 . IEDM Technical Digest. IEEE International , 2005 , pp. 7 pp.--15. M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein, \"Scaling, power, and the future of cmos,\" in Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, 2005, pp. 7 pp.--15."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280894"},{"key":"e_1_3_2_1_17_1","unstructured":"ITRS \"International technology roadmap for semiconductors 2012 \" 2012 http:\/\/www.itrs.net\/.  ITRS \"International technology roadmap for semiconductors 2012 \" 2012 http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169309"},{"key":"e_1_3_2_1_19_1","first-page":"123","volume-title":"System level analysis of fast, per-core dvfs using on-chip switching regulators,\" in Proc. of the 14th International Symposium on High-Performance Computer Architecture","author":"Kim W.","year":"2008","unstructured":"W. Kim , M. S. Gupta , G.-Y. Wei , and D. Brooks , \" System level analysis of fast, per-core dvfs using on-chip switching regulators,\" in Proc. of the 14th International Symposium on High-Performance Computer Architecture , 2008 , pp. 123 -- 134 . W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, \"System level analysis of fast, per-core dvfs using on-chip switching regulators,\" in Proc. of the 14th International Symposium on High-Performance Computer Architecture, 2008, pp. 123--134."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_3_2_1_21_1","first-page":"81","volume-title":"Dec. 2003","author":"Kumar R.","unstructured":"R. Kumar , K. I. Farkas , N. P. Jouppi , P. Ranganathan , and D. M. Tullsen , \" Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction,\" in Proc. of the 36th Annual International Symposium on Microarchitecture , Dec. 2003 , pp. 81 -- 92 . R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, \"Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction,\" in Proc. of the 36th Annual International Symposium on Microarchitecture, Dec. 2003, pp. 81--92."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_23_1","first-page":"372","article-title":"A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19 w\/mm 2 at 73% efficiency,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International","author":"Le H.-P.","year":"2013","unstructured":"H.-P. Le , J. Crossley , S. R. Sanders , and E. Alon , \" A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19 w\/mm 2 at 73% efficiency,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International . IEEE , 2013 , pp. 372 -- 373 . H.-P. Le, J. Crossley, S. R. Sanders, and E. Alon, \"A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19 w\/mm 2 at 73% efficiency,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International. IEEE, 2013, pp. 372--373.","journal-title":"IEEE"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.17"},{"key":"e_1_3_2_1_25_1","first-page":"19","volume-title":"MICRO 36","author":"Li H.","year":"2003","unstructured":"H. Li , C.-Y. Cher , T. N. Vijaykumar , and K. Roy , \" Vsv: L2-miss-driven variable supply-voltage scaling for low power,\" in Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, ser . MICRO 36 , 2003 , pp. 19 -- 28 . H. Li, C.-Y. Cher, T. N. Vijaykumar, and K. Roy, \"Vsv: L2-miss-driven variable supply-voltage scaling for low power,\" in Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO 36, 2003, pp. 19--28."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.47"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"e_1_3_2_1_30_1","first-page":"189","volume-title":"HPCA 2009. IEEE 15th International Symposium on","author":"Rotenberg H.","year":"2009","unstructured":"H. Najaf-abadi and E. Rotenberg , \" Architectural contesting,\" in High Performance Computer Architecture, 2009 . HPCA 2009. IEEE 15th International Symposium on , 2009 , pp. 189 -- 200 . H. Najaf-abadi and E. Rotenberg, \"Architectural contesting,\" in High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, 2009, pp. 189--200."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086707"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555763"},{"key":"e_1_3_2_1_36_1","first-page":"213","volume-title":"ISCA '12","author":"Van Craeynest K.","year":"2012","unstructured":"K. Van Craeynest , A. Jaleel , L. Eeckhout , P. Narvaez , and J. Emer , \" Scheduling heterogeneous multi-cores through performance impact estimation (pie),\" in Proceedings of the 39th International Symposium on Computer Architecture, ser . ISCA '12 , 2012 , pp. 213 -- 224 . K. Van Craeynest, A. Jaleel, L. Eeckhout, P. Narvaez, and J. Emer, \"Scheduling heterogeneous multi-cores through performance impact estimation (pie),\" in Proceedings of the 39th International Symposium on Computer Architecture, ser. ISCA '12, 2012, pp. 213--224."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077670"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781138"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084864"}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","location":"Edmonton AB Canada","acronym":"PACT '14","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628078","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":39,"alternative-id":["10.1145\/2628071.2628078","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628078","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}