{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:25:20Z","timestamp":1757780720592,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2011CB302501"],"award-info":[{"award-number":["2011CB302501"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60736012","61202059","61332009"],"award-info":[{"award-number":["60736012","61202059","61332009"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1017578"],"award-info":[{"award-number":["CCF-1017578"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628081","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"61-74","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["SpongeDirectory"],"prefix":"10.1145","author":[{"given":"Lunkai","family":"Zhang","sequence":"first","affiliation":[{"name":"ICT, Chinese Academy of Sciences, Beijing, China & University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitri","family":"Strukov","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hebatallah","family":"Saadeldeen","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongrui","family":"Fan","sequence":"additional","affiliation":[{"name":"ICT, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingzhe","family":"Zhang","sequence":"additional","affiliation":[{"name":"ICT, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Franklin","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.4"},{"key":"e_1_3_2_1_2_1","first-page":"7","volume-title":"Variability in architectural simulations of multi-threaded workloads,\" in 9th IEEE International Symposium on High-Performance Computer Architecture","author":"Alameldeen A.","year":"2003","unstructured":"A. Alameldeen and D. Wood , \" Variability in architectural simulations of multi-threaded workloads,\" in 9th IEEE International Symposium on High-Performance Computer Architecture , 2003 , pp. 7 -- 18 . A. Alameldeen and D. Wood, \"Variability in architectural simulations of multi-threaded workloads,\" in 9th IEEE International Symposium on High-Performance Computer Architecture, 2003, pp. 7--18."},{"key":"e_1_3_2_1_3_1","first-page":"1393","article-title":"High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm","volume":"1110","author":"Alibart F.","year":"2011","unstructured":"F. Alibart , L. Gao , B. Hoskins , and D. B. Strukov , \" High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm ,\" CoRR , vol. abs\/ 1110 . 1393 , 2011 . F. Alibart, L. Gao, B. Hoskins, and D. B. Strukov, \"High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm,\" CoRR, vol. abs\/1110.1393, 2011.","journal-title":"CoRR"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.60"},{"key":"e_1_3_2_1_6_1","volume-title":"CMOS: circuit design, layout, and simulation","author":"Baker R. J.","year":"2011","unstructured":"R. J. Baker , CMOS: circuit design, layout, and simulation . Wiley-IEEE Press , 2011 , vol. 18 . R. J. Baker, CMOS: circuit design, layout, and simulation. Wiley-IEEE Press, 2011, vol. 18."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_11_1","first-page":"299","volume-title":"Building expressive, area-efficient coherence directories,\" in Proceedings of the 22nd international conference on Parallel architectures and compilation techniques","author":"Fang L.","year":"2013","unstructured":"L. Fang , P. Liu , Q. Hu , M. C. Huang , and G. Jiang , \" Building expressive, area-efficient coherence directories,\" in Proceedings of the 22nd international conference on Parallel architectures and compilation techniques , 2013 , pp. 299 -- 308 . L. Fang, P. Liu, Q. Hu, M. C. Huang, and G. Jiang, \"Building expressive, area-efficient coherence directories,\" in Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, 2013, pp. 299--308."},{"key":"e_1_3_2_1_12_1","first-page":"169","volume-title":"Cuckoo directory: A scalable directory for many-core systems,\" in 17th IEEE International Symposium on High-Performance Computer Architecture","author":"Ferdman M.","year":"2011","unstructured":"M. Ferdman , P. Lotfi-Kamran , K. Balet , and B. Falsafi , \" Cuckoo directory: A scalable directory for many-core systems,\" in 17th IEEE International Symposium on High-Performance Computer Architecture , 2011 , pp. 169 -- 180 . M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi, \"Cuckoo directory: A scalable directory for many-core systems,\" in 17th IEEE International Symposium on High-Performance Computer Architecture, 2011, pp. 169--180."},{"key":"e_1_3_2_1_13_1","first-page":"19","article-title":"Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing","author":"Gao L.","year":"2013","unstructured":"L. Gao , F. Merrikh-Bayat , X. Guo , D. B. Strukov , and K.-T. Cheng , \" Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing ,\" in IEEE\/ACM International Symposium on Nanoscale Architectures , 2013 , pp. 19 -- 22 . L. Gao, F. Merrikh-Bayat, X. Guo, D. B. Strukov, and K.-T. Cheng, \"Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing,\" in IEEE\/ACM International Symposium on Nanoscale Architectures, 2013, pp. 19--22.","journal-title":"IEEE\/ACM International Symposium on Nanoscale Architectures"},{"key":"e_1_3_2_1_14_1","first-page":"20","article-title":"Niagara-2: A highly threaded server-on-a-chip","author":"Grohoski G.","year":"2008","unstructured":"G. Grohoski , \" Niagara-2: A highly threaded server-on-a-chip ,\" in Hot Chips 20 , 2008 . G. Grohoski, \"Niagara-2: A highly threaded server-on-a-chip,\" in Hot Chips 20, 2008.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-010-9321-5"},{"key":"e_1_3_2_1_16_1","first-page":"312","volume-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes,\" in 19th International Conference on Parallel Processing","author":"Gupta A.","year":"1990","unstructured":"A. Gupta , W.-D. Weber , and T. Mowry , \" Reducing memory and traffic requirements for scalable directory-based cache coherence schemes,\" in 19th International Conference on Parallel Processing , 1990 , pp. 312 -- 321 . A. Gupta, W.-D. Weber, and T. Mowry, \"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes,\" in 19th International Conference on Parallel Processing, 1990, pp. 312--321."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_3_2_1_19_1","first-page":"345","volume-title":"2011 IEEE 17th International Symposium on. IEEE","author":"Joshi M.","year":"2011","unstructured":"M. Joshi , W. Zhang , and T. Li , \" Mercury: A fast and energy-efficient multi-level cell based phase change memory system,\" in High Performance Computer Architecture (HPCA) , 2011 IEEE 17th International Symposium on. IEEE , 2011 , pp. 345 -- 356 . M. Joshi, W. Zhang, and T. Li, \"Mercury: A fast and energy-efficient multi-level cell based phase change memory system,\" in High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on. IEEE, 2011, pp. 345--356."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854291"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"2011 3rd IEEE International","author":"Li J.","year":"2011","unstructured":"J. Li , C.-I. Wu , S. C. Lewis , J. Morrish , T.-Y. Wang , R. Jordan , T. Maffitt , M. Breitwisch , A. Schrott , R. Cheek et al., \"A novel reconfigurable sensing scheme for variable level storage in phase change memory,\" in Memory Workshop (IMW) , 2011 3rd IEEE International , 2011 , pp. 1 -- 4 . J. Li, C.-I. Wu, S. C. Lewis, J. Morrish, T.-Y. Wang, R. Jordan, T. Maffitt, M. Breitwisch, A. Schrott, R. Cheek et al., \"A novel reconfigurable sensing scheme for variable level storage in phase change memory,\" in Memory Workshop (IMW), 2011 3rd IEEE International, 2011, pp. 1--4."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"Graphite: A distributed parallel simulator for multicores,\" in 16th IEEE International Symposium on High-Performance Computer Architecture","author":"Miller J. E.","year":"2010","unstructured":"J. E. Miller , H. Kasture , G. Kurian , C. Gruenwald , N. Beckmann , C. Celio , J. Eastep , and A. Agarwal , \" Graphite: A distributed parallel simulator for multicores,\" in 16th IEEE International Symposium on High-Performance Computer Architecture , 2010 , pp. 1 -- 12 . J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, \"Graphite: A distributed parallel simulator for multicores,\" in 16th IEEE International Symposium on High-Performance Computer Architecture, 2010, pp. 1--12."},{"key":"e_1_3_2_1_24_1","first-page":"131","volume-title":"2013 IEEE 31st International Conference on. IEEE","author":"Niu D.","year":"2013","unstructured":"D. Niu , Q. Zou , C. Xu , and Y. Xie , \" Low power multi-level-cell resistive memory design with incomplete data mapping,\" in Computer Design (ICCD) , 2013 IEEE 31st International Conference on. IEEE , 2013 , pp. 131 -- 137 . D. Niu, Q. Zou, C. Xu, and Y. Xie, \"Low power multi-level-cell resistive memory design with incomplete data mapping,\" in Computer Design (ICCD), 2013 IEEE 31st International Conference on. IEEE, 2013, pp. 131--137."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482801"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"e_1_3_2_1_31_1","volume-title":"Technical Report CSL-TR-92-550","author":"Simoni R.","year":"1992","unstructured":"R. Simoni , \"Cache coherence directories for scalable multiprocessors,\" Stanford University , Technical Report CSL-TR-92-550 , Oct. 1992 . R. Simoni, \"Cache coherence directories for scalable multiprocessors,\" Stanford University, Technical Report CSL-TR-92-550, Oct. 1992."},{"volume-title":"Sub-nanosecond switching of a tantalum oxide memristor,\" Nanotechnology","author":"Torrezan A. C.","key":"e_1_3_2_1_32_1","unstructured":"A. C. Torrezan , J. P. Strachan , G. Medeiros-Ribeiro , and R. S. Williams , \" Sub-nanosecond switching of a tantalum oxide memristor,\" Nanotechnology , vol. 22 , no. 48, 2011. A. C. Torrezan, J. P. Strachan, G. Medeiros-Ribeiro, and R. S. Williams, \"Sub-nanosecond switching of a tantalum oxide memristor,\" Nanotechnology, vol. 22, no. 48, 2011."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/888927"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"e_1_3_2_1_37_1","first-page":"734","article-title":"Design implications of memristor-based rram cross-point structures","author":"Xu C.","year":"2011","unstructured":"C. Xu , X. Dong , N. P. Jouppi , and Y. Xie , \" Design implications of memristor-based rram cross-point structures .\" in DATE , 2011 , pp. 734 -- 739 . C. Xu, X. Dong, N. P. Jouppi, and Y. Xie, \"Design implications of memristor-based rram cross-point structures.\" in DATE, 2011, pp. 734--739.","journal-title":"DATE"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.160"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854294"}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Edmonton AB Canada","acronym":"PACT '14"},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628081","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628081"}},"subtitle":["flexible sparse directories utilizing multi-level memristors"],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":44,"alternative-id":["10.1145\/2628071.2628081","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628081","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}