{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:44Z","timestamp":1763468204783,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["963839","1213052","1017882","1205618","1302557"],"award-info":[{"award-number":["963839","1213052","1017882","1205618","1302557"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628082","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"357-368","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Trading cache hit rate for memory performance"],"prefix":"10.1145","author":[{"given":"Wei","family":"Ding","sequence":"first","affiliation":[{"name":"Pennsylvania State University - University Park, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University - University Park, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Guttman","sequence":"additional","affiliation":[{"name":"Pennsylvania State University - University Park, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adwait","family":"Jog","sequence":"additional","affiliation":[{"name":"Pennsylvania State University - University Park, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[{"name":"Pennsylvania State University - University Park, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Yedlapalli","sequence":"additional","affiliation":[{"name":"Pennsylvania State University - University Park, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Gem5 \" http:\/\/gem5.org.  \"Gem5 \" http:\/\/gem5.org."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Intel pentium 4 and intel xeon processor optimization reference manual \" http:\/\/developer.intel.com.  \"Intel pentium 4 and intel xeon processor optimization reference manual \" http:\/\/developer.intel.com."},{"key":"e_1_3_2_1_3_1","unstructured":"\"Intel Xscale core developer's manual \" http:\/\/developer.intel.com.  \"Intel Xscale core developer's manual \" http:\/\/developer.intel.com."},{"key":"e_1_3_2_1_4_1","unstructured":"\"Open64 \" http:\/\/www.open64.net.  \"Open64 \" http:\/\/www.open64.net."},{"key":"e_1_3_2_1_5_1","unstructured":"\"Spiral: Software\/hardware generation for dsp algorithms \" http:\/\/www.spiral.net\/.  \"Spiral: Software\/hardware generation for dsp algorithms \" http:\/\/www.spiral.net\/."},{"key":"e_1_3_2_1_6_1","unstructured":"\"The PaSTiX Library \" http:\/\/pastix.gforge.inria.fr\/.  \"The PaSTiX Library \" http:\/\/pastix.gforge.inria.fr\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337207"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676942"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.125"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.16"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1104"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301670"},{"key":"e_1_3_2_1_14_1","volume-title":"Reshaping cache misses to improve row-buffer locality in multicore systems,\" In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","author":"Ding W.","year":"2013","unstructured":"W. Ding , J. Liu , K. Mahmut , and M. J. Irwin , \" Reshaping cache misses to improve row-buffer locality in multicore systems,\" In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques , 2013 . W. Ding, J. Liu, K. Mahmut, and M. J. Irwin, \"Reshaping cache misses to improve row-buffer locality in multicore systems,\" In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.88"},{"key":"e_1_3_2_1_16_1","volume-title":"Morgan Kaufmann","author":"Hennessy J. L.","year":"2003","unstructured":"J. L. Hennessy and D. Patterson , Computer Architecture: A Quantitative Approach . Morgan Kaufmann , 2003 . J. L. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2003."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"e_1_3_2_1_19_1","volume-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers,\" In Proceedings of the International Symposium On High Performance Computer Architecture","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. Harchol-balter , \" ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers,\" In Proceedings of the International Symposium On High Performance Computer Architecture , 2010 . Y. Kim, D. Han, O. Mutlu, and M. Harchol-balter, \"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers,\" In Proceedings of the International Symposium On High Performance Computer Architecture, 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_21_1","unstructured":"D. Kroft \"Lockup-free instruction fetch\/prefetch cache organization \" Computer Architecture 1981.   D. Kroft \"Lockup-free instruction fetch\/prefetch cache organization \" Computer Architecture 1981."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504181"},{"key":"e_1_3_2_1_24_1","author":"Liu W.","year":"1976","unstructured":"W. Liu and A. Sherman , \"Comparative analysis of the cuthill-mckee and the reverse cuthill-mckee ordering algorithms for sparse matrices,\" SIAM Journal on Numerical Analysis , 1976 . W. Liu and A. Sherman, \"Comparative analysis of the cuthill-mckee and the reverse cuthill-mckee ordering algorithms for sparse matrices,\" SIAM Journal on Numerical Analysis, 1976.","journal-title":"\"Comparative analysis of the cuthill-mckee and the reverse cuthill-mckee ordering algorithms for sparse matrices,\" SIAM Journal on Numerical Analysis"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305228"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1163641.1163645"},{"key":"e_1_3_2_1_28_1","volume-title":"Localizing non-affine array references,\" In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","author":"Mitchell N.","year":"1999","unstructured":"N. Mitchell , L. Carter , and J. Ferrante , \" Localizing non-affine array references,\" In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques , 1999 . N. Mitchell, L. Carter, and J. Ferrante, \"Localizing non-affine array references,\" In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1999."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/503272.503283"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_33_1","volume-title":"Predicting multiprocessor memory access patterns with learning models,\" In Proceedings of the International Conference on Machine Learning","author":"Sakr M. F.","year":"1997","unstructured":"M. F. Sakr , S. P. Levitan , D. M. Chiarulli , B. G. Horne , and C. L. Giles , \" Predicting multiprocessor memory access patterns with learning models,\" In Proceedings of the International Conference on Machine Learning , 1997 . M. F. Sakr, S. P. Levitan, D. M. Chiarulli, B. G. Horne, and C. L. Giles, \"Predicting multiprocessor memory access patterns with learning models,\" In Proceedings of the International Conference on Machine Learning, 1997."},{"key":"e_1_3_2_1_34_1","volume-title":"A compiler algorithm for exploiting pagemode memory access in embedded dram devices,\" In Proceedings of the Workshop on Media Streaming Process","author":"Shin J.","year":"2002","unstructured":"J. Shin , J. Chame , and M. W. Hall , \" A compiler algorithm for exploiting pagemode memory access in embedded dram devices,\" In Proceedings of the Workshop on Media Streaming Process , 2002 . J. Shin, J. Chame, and M. W. Hall, \"A compiler algorithm for exploiting pagemode memory access in embedded dram devices,\" In Proceedings of the Workshop on Media Streaming Process, 2002."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781142"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_37_1","volume-title":"dissertation","author":"Thabit K.","year":"1982","unstructured":"K. Thabit , \"Cache management by the compiler,\" Ph. D. dissertation , Rice University , Houston, TX, USA , 1982 . K. Thabit, \"Cache management by the compiler,\" Ph.D. dissertation, Rice University, Houston, TX, USA, 1982."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111040"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996872"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Edmonton AB Canada","acronym":"PACT '14"},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628082","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628082"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":40,"alternative-id":["10.1145\/2628071.2628082","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628082","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}