{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T13:15:34Z","timestamp":1792156534359,"version":"4.4.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628086","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"187-200","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Invyswell"],"prefix":"10.1145","author":[{"given":"Irina","family":"Calciu","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Justin","family":"Gottschlich","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tatiana","family":"Shpeisman","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gilles","family":"Pokam","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229484"},{"key":"e_1_3_2_1_2_1","first-page":"19","volume-title":"Proceedings of the 12th Conference on USENIX Security Symposium -","volume":"12","author":"Broadwell P.","year":"2003","unstructured":"P. Broadwell , M. Harren , and N. Sastry . Scrash: A system for generating secure crash information . In Proceedings of the 12th Conference on USENIX Security Symposium - Volume 12 , SSYM'03, pages 19 -- 19 , Berkeley, CA, USA , 2003 . USENIX Association. P. Broadwell, M. Harren, and N. Sastry. Scrash: A system for generating secure crash information. In Proceedings of the 12th Conference on USENIX Security Symposium - Volume 12, SSYM'03, pages 19--19, Berkeley, CA, USA, 2003. USENIX Association."},{"key":"e_1_3_2_1_3_1","volume-title":"IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization","author":"Minh C. Cao","year":"2008","unstructured":"C. Cao Minh , J. Chung , C. Kozyrakis , and K. Olukotun . Stamp: Stanford transactional applications for multi-processing . In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization , September 2008 . C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. Stamp: Stanford transactional applications for multi-processing. In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization, September 2008."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1924421.1924440"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370842"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772970"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345233"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"Harris T.","year":"2010","unstructured":"T. Harris , J. R. Larus , and R. Rajwar . Transactional Memory , Second Edition. Morgan and Claypool , 2010 . T. Harris, J. R. Larus, and R. Rajwar. Transactional Memory, Second Edition. Morgan and Claypool, 2010."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1734069"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Corporation. Hardware lock elision in Haswell. Retrieved from http:\/\/software.intel.com\/sites\/products\/documentation\/doclib\/stdxe\/2013\/composerxe\/compiler\/cpp-win\/GUID-A462FBC8-37F2-490F-A68B-2FFA8010DEBC.htm.  Intel Corporation. Hardware lock elision in Haswell. Retrieved from http:\/\/software.intel.com\/sites\/products\/documentation\/doclib\/stdxe\/2013\/composerxe\/compiler\/cpp-win\/GUID-A462FBC8-37F2-490F-A68B-2FFA8010DEBC.htm."},{"key":"e_1_3_2_1_18_1","volume-title":"Transactional Synchronization in Haswell.","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Transactional Synchronization in Haswell. Retrieved from http:\/http:\/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell\/, 8 September 2012 . Intel Corporation. Transactional Synchronization in Haswell. Retrieved from http:\/http:\/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell\/, 8 September 2012."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_3_2_1_20_1","volume-title":"SpookyHash: a 128-bit non-cryptographic hash","author":"B.","year":"2010","unstructured":"Jenkins, B. SpookyHash: a 128-bit non-cryptographic hash ( 2010 ). Retrieved from http:\/\/burtleburtle.net\/bob\/hash\/spooky.html, 25 June 2014. Jenkins, B. SpookyHash: a 128-bit non-cryptographic hash (2010). Retrieved from http:\/\/burtleburtle.net\/bob\/hash\/spooky.html, 25 June 2014."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_22_1","volume-title":"TRANSACT '07: 2nd Workshop on Transactional Computing, aug","author":"Lev Y.","year":"2007","unstructured":"Y. Lev , M. Moir , and D. Nussbaum . PhTM: Phased transactional memory . In TRANSACT '07: 2nd Workshop on Transactional Computing, aug 2007 . Y. Lev, M. Moir, and D. Nussbaum. PhTM: Phased transactional memory. In TRANSACT '07: 2nd Workshop on Transactional Computing, aug 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345240"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168902"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248415"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"e_1_3_2_1_28_1","volume-title":"Ninth ACM SIGPLAN Workshop on Transactional Computing.","author":"Ruan W.","year":"2014","unstructured":"W. Ruan , Y. Liu , and M. Spear . Stamp need not be considered harmful . In Ninth ACM SIGPLAN Workshop on Transactional Computing. Mar 2014 . W. Ruan, Y. Liu, and M. Spear. Stamp need not be considered harmful. In Ninth ACM SIGPLAN Workshop on Transactional Computing. Mar 2014."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","location":"Edmonton AB Canada","acronym":"PACT '14","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628086","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628086"}},"subtitle":["a hybrid transactional memory for haswell's restricted transactional memory"],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":31,"alternative-id":["10.1145\/2628071.2628086","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628086","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}