{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:35Z","timestamp":1763466515144,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628090","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"343-356","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Bounded memory scheduling of dynamic task graphs"],"prefix":"10.1145","author":[{"given":"Dragos","family":"Sb\u00eerlea","sequence":"first","affiliation":[{"name":"Rice University, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zoran","family":"Budimli\u0107","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Sarkar","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37051-9_2"},{"volume-title":"EuroPar '06","author":"Bednarski Andrzej","key":"e_1_3_2_1_2_1","unstructured":"Andrzej Bednarski and Christoph Kessler . \" VLIW Code Generation with Integer Programming\". In: EuroPar '06 . Andrzej Bednarski and Christoph Kessler. \"VLIW Code Generation with Integer Programming\". In: EuroPar '06."},{"key":"e_1_3_2_1_3_1","first-page":"625 42863","volume-title":"CP '01","author":"van Beek Peter","unstructured":"Peter van Beek and Kent D. Wilken . \"Fast Optimal Instruction Scheduling for Single-Issue Processors with Arbitrary Latencies \". In: CP '01 , pp. 625 -- 639 . isbn: 3-540- 42863 - 42861 . Peter van Beek and Kent D.Wilken. \"Fast Optimal Instruction Scheduling for Single-Issue Processors with Arbitrary Latencies\". In: CP '01, pp. 625--639. isbn: 3-540-42863-1."},{"key":"e_1_3_2_1_4_1","volume-title":"Berson et al. \"Integrated Instruction Scheduling and Register Allocation Techniques","author":"David","year":"1999","unstructured":"David A. Berson et al. \"Integrated Instruction Scheduling and Register Allocation Techniques \". In : LCPC. 1999 . David A. Berson et al. \"Integrated Instruction Scheduling and Register Allocation Techniques\". In: LCPC. 1999."},{"key":"e_1_3_2_1_5_1","volume-title":"Princeton University","author":"Bienia Christian","year":"2011","unstructured":"Christian Bienia .\" Benchmarking Modern Multiprocessors\". PhD thesis . Princeton University , Jan. 2011 . Christian Bienia.\"Benchmarking Modern Multiprocessors\". PhD thesis. Princeton University, Jan. 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/301970.301974"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258494"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375655"},{"key":"e_1_3_2_1_10_1","volume-title":"Concurrent Collections","author":"Zoran Budimli\u0107","year":"2010","unstructured":"Zoran Budimli\u0107 et al. \" Concurrent Collections \". In : Scientific Programming ( 2010 ). Zoran Budimli\u0107 et al. \"Concurrent Collections\". In: Scientific Programming (2010)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.544353"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.10.002"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00590-9_14"},{"key":"e_1_3_2_1_14_1","volume-title":"Computers and Mathematics with Applications 34.9","author":"Chang Chia-Ming","year":"1997","unstructured":"Chia-Ming Chang \" Using ILP for instruction scheduling and register allocation in multi-issue processors \". In: Computers and Mathematics with Applications 34.9 ( 1997 ). Chia-Ming Chang et al. \"Using ILP for instruction scheduling and register allocation in multi-issue processors\". In: Computers and Mathematics with Applications 34.9 (1997)."},{"volume-title":"OSDI'10","author":"Heming","key":"e_1_3_2_1_15_1","unstructured":"Heming Cui et al. \"Stable Deterministic Multithreading Through Schedule Memoization \". In: OSDI'10 . Heming Cui et al. \"Stable Deterministic Multithreading Through Schedule Memoization\". In: OSDI'10."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2010.5713177"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/378580.378639"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(79)90009-4"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237609"},{"key":"e_1_3_2_1_20_1","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey Michael R.","year":"1979","unstructured":"Michael R. Garey and David S. Johnson . Computers and Intractability: A Guide to the Theory of NP-Completeness . 1979 . isbn: 0716710447. Michael R. Garey and David S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. 1979. isbn: 0716710447."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1159750"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/604131.604148"},{"key":"e_1_3_2_1_23_1","volume-title":"CSL'09 \/ EACSL'09","author":"Hofmann Martin","year":"2009","unstructured":"Martin Hofmann and Dulma Rodriguez . \"Efficient typechecking for amortised heap-space analysis \". In: CSL'09 \/ EACSL'09 . 2009 . Martin Hofmann and Dulma Rodriguez. \"Efficient typechecking for amortised heap-space analysis\". In: CSL'09 \/ EACSL'09. 2009."},{"key":"e_1_3_2_1_24_1","unstructured":"The HSL Library. A collection of Fortran codes for large scale scientific computation. url: http:\/\/www.hsl.rl.ac.uk (visited on 06\/25\/2014).  The HSL Library. A collection of Fortran codes for large scale scientific computation. url: http:\/\/www.hsl.rl.ac.uk (visited on 06\/25\/2014)."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel Concurrent Collections. url: http:\/\/software.intel.com\/en-us\/articles\/intel-concurrent-collections-for-cc (visited on 06\/25\/2014).  Intel Concurrent Collections. url: http:\/\/software.intel.com\/en-us\/articles\/intel-concurrent-collections-for-cc (visited on 06\/25\/2014)."},{"volume-title":"PACT 2001 Keynote.","author":"Isaac Randy","key":"e_1_3_2_1_26_1","unstructured":"Randy Isaac .\" Inuence of Technology Directions on System Architecture\". In: PACT 2001 Keynote. Randy Isaac.\"Inuence of Technology Directions on System Architecture\". In: PACT 2001 Keynote."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2969951.2970011"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491661.2481430"},{"key":"e_1_3_2_1_30_1","volume-title":"IJAITS","author":"Malik Abid M.","year":"2008","unstructured":"Abid M. Malik , Jim Mcinnes , and Peter van Beek .\" Optimal basic block instruction scheduling for multiple-issue processors using constraint programming\". In: IJAITS ( 2008 ). Abid M. Malik, Jim Mcinnes, and Peter van Beek.\"Optimal basic block instruction scheduling for multiple-issue processors using constraint programming\". In: IJAITS (2008)."},{"key":"e_1_3_2_1_31_1","volume-title":"USA","author":"Rajeev","year":"1995","unstructured":"Rajeev Motwani et al. Combining Register Allocation and Instruction Scheduling. Tech. rep. Stanford, CA , USA , 1995 . Rajeev Motwani et al. Combining Register Allocation and Instruction Scheduling. Tech. rep. Stanford, CA, USA, 1995."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/314602.314607"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169839"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155114"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.88484"},{"key":"e_1_3_2_1_36_1","volume-title":"BMS-CnC: Bounded memory scheduling of dynamic task graphs. Tech. rep","author":"Budimli\u0107 Zoran","year":"2013","unstructured":"Drago73351; Sb\u00eerlea, Zoran Budimli\u0107 , and Vivek Sarkar . BMS-CnC: Bounded memory scheduling of dynamic task graphs. Tech. rep . Rice University , Oct. 2013 . Drago73351; Sb\u00eerlea, Zoran Budimli\u0107, and Vivek Sarkar. BMS-CnC: Bounded memory scheduling of dynamic task graphs. Tech. rep. Rice University, Oct. 2013."},{"key":"e_1_3_2_1_37_1","unstructured":"Drago73351; Sb\u00eerlea Kathleen Knobe and Vivek Sarkar. \"Folding of tagged single assignment values for memory-efficient parallelism\". In: Euro-Par'12.  Drago73351; Sb\u00eerlea Kathleen Knobe and Vivek Sarkar. \"Folding of tagged single assignment values for memory-efficient parallelism\". In: Euro-Par'12."},{"volume-title":"The Flexible Preconditions model for Macro-Dataow Execution","year":"2013","key":"e_1_3_2_1_38_1","unstructured":"Drago73351; Sb\u00eerlea, \" The Flexible Preconditions model for Macro-Dataow Execution \". In : DFM. 2013 . Drago73351; Sb\u00eerlea, et al. \"The Flexible Preconditions model for Macro-Dataow Execution\". In: DFM. 2013."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.824415"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1583991.1584019"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1002\/jos.116"},{"volume-title":"CC '01","author":"Ali Touati Sid Ahmed","key":"e_1_3_2_1_42_1","unstructured":"Sid Ahmed Ali Touati . \" Register Saturation in Superscalar and VLIW Codes\". In: CC '01 . Sid Ahmed Ali Touati. \"Register Saturation in Superscalar and VLIW Codes\". In: CC '01."},{"key":"e_1_3_2_1_43_1","volume-title":"IBM Science and Innovation Summit.","author":"Turek David","year":"2009","unstructured":"David Turek .\" The Strategic Future : The Push to Exascale \". In: IBM Science and Innovation Summit. 2009 . David Turek.\"The Strategic Future: The Push to Exascale\". In: IBM Science and Innovation Summit. 2009."},{"key":"e_1_3_2_1_44_1","volume-title":"Qthreads: An API for programming with millions of lightweight threads","author":"Kyle Wheeler","year":"2008","unstructured":"Kyle Wheeler et al. \" Qthreads: An API for programming with millions of lightweight threads \". In : IPDPS. 2008 . Kyle Wheeler et al. \"Qthreads: An API for programming with millions of lightweight threads\". In: IPDPS. 2008."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349318"},{"key":"e_1_3_2_1_46_1","volume-title":"Model Building in Mathematical Programming","author":"Williams H.P.","year":"2013","unstructured":"H.P. Williams . Model Building in Mathematical Programming . Wiley , 2013 . isbn: 9781118506189. H.P. Williams. Model Building in Mathematical Programming. Wiley, 2013. isbn: 9781118506189."}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Edmonton AB Canada","acronym":"PACT '14"},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628090","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628090"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":46,"alternative-id":["10.1145\/2628071.2628090","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628090","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}