{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:46Z","timestamp":1750306726521,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1320074"],"award-info":[{"award-number":["CCF-1320074"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628093","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"113-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["ILP and TLP in shared memory applications"],"prefix":"10.1145","author":[{"given":"Ehsan","family":"Fatehi","sequence":"first","affiliation":[{"name":"Texas A&M, College Station, TX, USA"}]},{"given":"Paul","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&M, College Station, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"S. Anthony. Intel: Haswell will draw 50% less power than Ivy Bridge. http:\/\/www.extremetech.com\/computing\/156739-intel-haswell-will-draw-50-less-power-than-ivy-bridge.  S. Anthony. Intel: Haswell will draw 50% less power than Ivy Bridge. http:\/\/www.extremetech.com\/computing\/156739-intel-haswell-will-draw-50-less-power-than-ivy-bridge."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140395"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306793"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115980"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008373903657"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485966"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_10_1","volume-title":"Dept. of Comp. Sci.","author":"Gebhart M.","year":"2009","unstructured":"M. Gebhart , J. Hestness , E. Fatehi , P. Gratz , and S. W. Keckler . Running PARSEC 2.1 on M5. Technical report, The Univ. of Texas at Austin , Dept. of Comp. Sci. , 2009 . M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. Running PARSEC 2.1 on M5. Technical report, The Univ. of Texas at Austin, Dept. of Comp. Sci., 2009."},{"key":"e_1_3_2_1_11_1","first-page":"585","volume-title":"Proc. of the VECPAR Conf","author":"Gonz\u00e1lez J.","year":"1998","unstructured":"J. Gonz\u00e1lez and A. Gonz\u00e1lez . Limits of instruction level parallelism with data speculation . In Proc. of the VECPAR Conf , pages 585 -- 598 . Citeseer , 1998 . J. Gonz\u00e1lez and A. Gonz\u00e1lez. Limits of instruction level parallelism with data speculation. In Proc. of the VECPAR Conf, pages 585--598. Citeseer, 1998."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.40"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081385"},{"key":"e_1_3_2_1_15_1","volume-title":"kai Chen. Maxpar: An execution driven simulator for studying parallel systems. Technical report","author":"D.","year":"1989","unstructured":"D. kai Chen. Maxpar: An execution driven simulator for studying parallel systems. Technical report , University of Illinois at Urbana-Champaign , 1989 . D. kai Chen. Maxpar: An execution driven simulator for studying parallel systems. Technical report, University of Illinois at Urbana-Champaign, 1989."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139702"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605400"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451143"},{"key":"e_1_3_2_1_19_1","article-title":"Cramming more components onto integrated circuits","author":"Moore G.","year":"1965","unstructured":"G. Moore . Cramming more components onto integrated circuits . Electronics Magazine , April 1965 . G. Moore. Cramming more components onto integrated circuits. Electronics Magazine, April 1965.","journal-title":"Electronics Magazine"},{"key":"e_1_3_2_1_20_1","volume-title":"14th Annual IEEE International Conference on High Performance Computing","author":"Pai S.","year":"2007","unstructured":"S. Pai , R. Govindarajan , and M. Thazhuthaveetil . Limits of data-level parallelism . 14th Annual IEEE International Conference on High Performance Computing , Dec. 2007 . S. Pai, R. Govindarajan, and M. Thazhuthaveetil. Limits of data-level parallelism. 14th Annual IEEE International Conference on High Performance Computing, Dec. 2007."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/309758.309771"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015523"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822712"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2528521.1508274"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Edmonton AB Canada","acronym":"PACT '14"},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628093","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628093"}},"subtitle":["a limit study"],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":27,"alternative-id":["10.1145\/2628071.2628093","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628093","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}