{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T23:21:55Z","timestamp":1777591315697,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,24]],"date-time":"2014-08-24T00:00:00Z","timestamp":1408838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006225","name":"Oak Ridge Associated Universities","doi-asserted-by":"publisher","award":["DE-AC05-06OR23100"],"award-info":[{"award-number":["DE-AC05-06OR23100"]}],"id":[{"id":"10.13039\/100006225","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006229","name":"Oak Ridge Institute for Science and Education","doi-asserted-by":"publisher","award":["DE-AC05-06OR23100"],"award-info":[{"award-number":["DE-AC05-06OR23100"]}],"id":[{"id":"10.13039\/100006229","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,24]]},"DOI":"10.1145\/2628071.2628101","type":"proceedings-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T12:19:23Z","timestamp":1408623563000},"page":"163-174","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Warp-aware trace scheduling for GPUs"],"prefix":"10.1145","author":[{"given":"James A.","family":"Jablin","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas B.","family":"Jablin","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana-Champaign, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,8,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. AMD Graphics Cores Next (GCN) Architecture 2012.  Advanced Micro Devices Inc. AMD Graphics Cores Next (GCN) Architecture 2012."},{"key":"e_1_3_2_1_2_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho A. V.","year":"2006","unstructured":"A. V. Aho , M. S. Lam , R. Sethi , and J. D. Ullman . Compilers: Principles, Techniques, and Tools ( 2 nd Edition). Addison-Wesley Longman Publishing Co., Inc. , Boston, MA, USA , 2006 . A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, and Tools (2nd Edition). Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 2006.","edition":"2"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155119"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115979"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.63"},{"issue":"11","key":"e_1_3_2_1_8_1","first-page":"1638","volume":"89","author":"Faraboschi P.","year":"2001","unstructured":"P. Faraboschi , J. Fisher , and C. Young . Instruction Scheduling for Instruction Level Parallel Processors. Proceedings of the IEEE , 89 ( 11 ): 1638 -- 1659 , 2001 . P. Faraboschi, J. Fisher, and C. Young. Instruction Scheduling for Instruction Level Parallel Processors. Proceedings of the IEEE, 89(11):1638--1659, 2001.","journal-title":"Instruction Scheduling for Instruction Level Parallel Processors. Proceedings of the IEEE"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014893"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964179.1964184"},{"key":"e_1_3_2_1_13_1","volume-title":"Compiler Writer's Guide","author":"Foundation HSA","year":"2013","unstructured":"HSA Foundation . HSA Programmer's Reference Manual: HSAIL Virtual ISA and Programming Model , Compiler Writer's Guide , and Object Format (BRIG) , May 2013 . HSA Foundation. HSA Programmer's Reference Manual: HSAIL Virtual ISA and Programming Model, Compiler Writer's Guide, and Object Format (BRIG), May 2013."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_3_2_1_15_1","first-page":"4000","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Performance Interactions of OpenCL Code and Intel\u00ae - Quick Sync Video on Intel HD Graphics 4000 , 2012 . Intel Corporation. Performance Interactions of OpenCL Code and Intel\u00ae - Quick Sync Video on Intel HD Graphics 4000, 2012.","journal-title":"Quick Sync Video on Intel HD Graphics"},{"key":"e_1_3_2_1_16_1","volume-title":"September","author":"Intel Corporation","year":"2013","unstructured":"Intel Corporation . Intel 64 and IA-32 Architectures Software Developer's Manual , September 2013 . Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, September 2013."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"e_1_3_2_1_19_1","first-page":"157","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT '13","author":"Kay\u0131ran O.","year":"2013","unstructured":"O. Kay\u0131ran , A. Jog , M. T. Kandemir , and C. R. Das . Neither More nor Less: Optimizing Thread-level Parallelism for GPGPUs . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT '13 , pages 157 -- 166 , Piscataway, NJ, USA , 2013 . IEEE Press. O. Kay\u0131ran, A. Jog, M. T. Kandemir, and C. R. Das. Neither More nor Less: Optimizing Thread-level Parallelism for GPGPUs. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT '13, pages 157--166, Piscataway, NJ, USA, 2013. IEEE Press."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1841511"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/144953.144998"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815992"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"e_1_3_2_1_26_1","volume-title":"July","author":"NVIDIA Corporation","year":"2013","unstructured":"NVIDIA Corporation . CUDA Binary Utilities , July 2013 . NVIDIA Corporation. CUDA Binary Utilities, July 2013."},{"key":"e_1_3_2_1_27_1","volume-title":"July","author":"NVIDIA Corporation","year":"2013","unstructured":"NVIDIA Corporation . CUDA C Programming Guide , July 2013 . NVIDIA Corporation. CUDA C Programming Guide, July 2013."},{"key":"e_1_3_2_1_28_1","unstructured":"NVIDIA Corporation. CUPTI July 2013.  NVIDIA Corporation. CUPTI July 2013."},{"key":"e_1_3_2_1_29_1","volume-title":"July","author":"NVIDIA Corporation","year":"2013","unstructured":"NVIDIA Corporation . Parallel Thread Execution ISA v3.2 , July 2013 . NVIDIA Corporation. Parallel Thread Execution ISA v3.2, July 2013."},{"key":"e_1_3_2_1_30_1","volume-title":"July","author":"NVIDIA Corporation","year":"2013","unstructured":"NVIDIA Corporation . Tuning CUDA Applications For Kepler , July 2013 . NVIDIA Corporation. Tuning CUDA Applications For Kepler, July 2013."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462176"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345220"},{"key":"e_1_3_2_1_33_1","volume-title":"USA","author":"Smith M. D.","year":"1992","unstructured":"M. D. Smith . Support for Speculative Execution in High-Performance Processors. Technical report, Stanford, CA , USA , 1992 . M. D. Smith. Support for Speculative Execution in High-Performance Processors. Technical report, Stanford, CA, USA, 1992."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325160"}],"event":{"name":"PACT '14: International Conference on Parallel Architectures and Compilation","location":"Edmonton AB Canada","acronym":"PACT '14","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 23rd international conference on Parallel architectures and compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628101","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2628071.2628101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:38Z","timestamp":1750231178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2628071.2628101"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,24]]},"references-count":33,"alternative-id":["10.1145\/2628071.2628101","10.1145\/2628071"],"URL":"https:\/\/doi.org\/10.1145\/2628071.2628101","relation":{},"subject":[],"published":{"date-parts":[[2014,8,24]]},"assertion":[{"value":"2014-08-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}