{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:04Z","timestamp":1750306684053,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2014,12,15]],"date-time":"2014-12-15T00:00:00Z","timestamp":1418601600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Altera"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,12,15]]},"abstract":"<jats:p>For decades, computer architects pursued one primary goal: performance. The ever-faster transistors provided by Moore's law were translated into remarkable gains in operation frequency and power consumption. However, the device-level size and architecture complexity impose several new challenges, including a decrease in dependability level due to physical failures. In this article we propose a software-supported methodology based on game theory for adapting the aggressiveness of fault tolerance at runtime. Experimental results prove the efficiency of our solution since it achieves comparable fault masking to relevant solutions, but with significantly lower mitigation cost. More specifically, our framework speeds up the identification of suspicious failure resources on average by 76% as compared to the HotSpot tool. Similarly, the introduced solution leads to average Power\u00d7Delay (PDP) savings against an existing TMR approach by 53%.<\/jats:p>","DOI":"10.1145\/2629473","type":"journal-article","created":{"date-parts":[[2014,12,16]],"date-time":"2014-12-16T13:39:54Z","timestamp":1418737194000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A Framework for Supporting Adaptive Fault-Tolerant Solutions"],"prefix":"10.1145","volume":"13","author":[{"given":"Kostas","family":"Siozios","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Zografou, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Zografou, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[{"name":"Ruhr-University of Bochum, Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,12,15]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera. 2011a. Altera quartus ii framework. http:\/\/www.altera.com.  Altera. 2011a. Altera quartus ii framework. http:\/\/www.altera.com."},{"key":"e_1_2_1_2_1","unstructured":"Altera. 2011b. Stratix v device handbook. http:\/\/www.altera.com\/literature\/hb\/stratix-v\/stratix5handbook.pdf.  Altera. 2011b. Stratix v device handbook. http:\/\/www.altera.com\/literature\/hb\/stratix-v\/stratix5handbook.pdf."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"volume-title":"1999. Architecture and CAD for Deep-Submicron FPGAs","author":"Betz Vaughn","key":"e_1_2_1_4_1","unstructured":"Vaughn Betz , Jonathan Rose , and Alexander Marquardt , Eds. 1999. Architecture and CAD for Deep-Submicron FPGAs . Kluwer Academic Publishers , Norwell, MA . Vaughn Betz, Jonathan Rose, and Alexander Marquardt, Eds. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell, MA."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988980"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"e_1_2_1_8_1","unstructured":"Carl Carmichael. 2006. Triple module redundancy design techniques for virtex FPGAs. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp197.pdf.  Carl Carmichael. 2006. Triple module redundancy design techniques for virtex FPGAs. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp197.pdf."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/647832.737845"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403694"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.559334"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Design, Automation, and Test in Europe Conference (DATE'10)","author":"Huang Lin","year":"2010","unstructured":"Lin Huang and Qiang Xu . 2010 . AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs . In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'10) . European Design and Automation Association, 51--56. Lin Huang and Qiang Xu. 2010. AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'10). European Design and Automation Association, 51--56."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.135"},{"key":"e_1_2_1_15_1","unstructured":"ITRS. 2012. International technology roadmap for semiconductors 2011 edition. http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm.  ITRS. 2012. International technology roadmap for semiconductors 2011 edition. http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.32"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723154"},{"volume-title":"Fault-Tolerance Techniques for SRAM-based FPGAS (Frontiers in Electronic Testing)","author":"Kastensmidt Fernanda Lima","key":"e_1_2_1_18_1","unstructured":"Fernanda Lima Kastensmidt , Luigi Carro , and Ricardo Reis . 2006. Fault-Tolerance Techniques for SRAM-based FPGAS (Frontiers in Electronic Testing) . Springer . Fernanda Lima Kastensmidt, Luigi Carro, and Ricardo Reis. 2006. Fault-Tolerance Techniques for SRAM-based FPGAS (Frontiers in Electronic Testing). Springer."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"e_1_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Israel Koren and C. Mani Krishna Eds. 2007. Fault-Tolerant Systems. Morgan Kaufmann San Fransisco.   Israel Koren and C. Mani Krishna Eds. 2007. Fault-Tolerant Systems. Morgan Kaufmann San Fransisco.","DOI":"10.1016\/B978-012088525-1\/50007-9"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.04.053"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509613"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.36.1.48"},{"volume-title":"Princeton Classic Editions","author":"Neumann John","key":"e_1_2_1_24_1","unstructured":"John Neumann and Oskar Morgenstern . 2004. Theory of Games and Economic Behavior. Commemorative Edition , Princeton Classic Editions . Princeton University Press . John Neumann and Oskar Morgenstern. 2004. Theory of Games and Economic Behavior. Commemorative Edition, Princeton Classic Editions. Princeton University Press."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/244522.244530"},{"key":"e_1_2_1_27_1","volume-title":"Osborne and Ariel Rubinstein","author":"Martin","year":"1994","unstructured":"Martin J. Osborne and Ariel Rubinstein . 1994 . A Course in Game Theory. The MIT Press . http:\/\/www.amazon.com\/exec\/obidos\/redirect&quest;tag=citeulike07-20&path=ASIN\/0262650401. Martin J. Osborne and Ariel Rubinstein. 1994. A Course in Game Theory. The MIT Press. http:\/\/www.amazon.com\/exec\/obidos\/redirect&quest;tag=citeulike07-20&path=ASIN\/0262650401."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"e_1_2_1_30_1","volume-title":"Int. J. Reconfigur. Comput.","author":"Puschini Diego","year":"2008","unstructured":"Diego Puschini , Fabien Clermidy , Pascal Benoit , Gilles Sassatelli , and Lionel Torres . 2008. A game-theoretic approach for runtime distributed optimization on mp-soc . Int. J. Reconfigur. Comput. 2008 . Diego Puschini, Fabien Clermidy, Pascal Benoit, Gilles Sassatelli, and Lionel Torres. 2008. A game-theoretic approach for runtime distributed optimization on mp-soc. Int. J. Reconfigur. Comput. 2008."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508133"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.19"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2083632"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331900"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006725"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233589"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326228"},{"key":"e_1_2_1_38_1","unstructured":"XILINX. 2011a. Defense-grade Virtex-6q FPGA family. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-6q\/index.htm.  XILINX. 2011a. Defense-grade Virtex-6q FPGA family. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-6q\/index.htm."},{"key":"e_1_2_1_39_1","unstructured":"XILINX. 2011b. Space-grade Virtex-5qv FPGA. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-5qv\/index.htm.  XILINX. 2011b. Space-grade Virtex-5qv FPGA. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-5qv\/index.htm."},{"key":"e_1_2_1_40_1","unstructured":"XILINX. 2011c. VIRTEX-6 family overview. Tech. rep. DS150. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf.  XILINX. 2011c. VIRTEX-6 family overview. Tech. rep. DS150. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf."},{"key":"e_1_2_1_41_1","unstructured":"XILINX. 2011d. Xilinx TMR tool. http:\/\/www.xilinx.com\/ise\/optional_prod\/tmrtool.htm.  XILINX. 2011d. Xilinx TMR tool. http:\/\/www.xilinx.com\/ise\/optional_prod\/tmrtool.htm."},{"key":"e_1_2_1_42_1","unstructured":"Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide. http:\/\/jupiter3.csc.ncsu.edu\/&sim;brglez\/Cite-BibFiles-Reprints-home\/Cite-BibFiles-Reprints-Central\/BibValidateCentralDB\/Cite-ForWebPosting\/1991-IWLSUG-Saeyang\/1991-IWLSUG-Saeyang_guide.pdf.  Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide. http:\/\/jupiter3.csc.ncsu.edu\/&sim;brglez\/Cite-BibFiles-Reprints-home\/Cite-BibFiles-Reprints-Central\/BibValidateCentralDB\/Cite-ForWebPosting\/1991-IWLSUG-Saeyang\/1991-IWLSUG-Saeyang_guide.pdf."},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05)","author":"Anthony","key":"e_1_2_1_43_1","unstructured":"Anthony J. Yu and Guy G. Lemieux. 2005. Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05) . 255--262. Anthony J. Yu and Guy G. Lemieux. 2005. Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05). 255--262."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629473","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2629473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:17Z","timestamp":1750230077000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629473"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,15]]},"references-count":43,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2014,12,15]]}},"alternative-id":["10.1145\/2629473"],"URL":"https:\/\/doi.org\/10.1145\/2629473","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2014,12,15]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-12-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}