{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:04Z","timestamp":1750306684068,"version":"3.41.0"},"reference-count":59,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2015,4,27]],"date-time":"2015-04-27T00:00:00Z","timestamp":1430092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"French National Research Agency under the MOOREA program"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2015,4,27]]},"abstract":"<jats:p>Scaling down beyond CMOS transistors requires the combination of new computing paradigms and novel devices. In this context, neuromorphic architecture is developed to achieve robust and ultra-low power computing systems. Memristive nanodevices are often associated with this architecture to implement efficiently synapses for ultra-high density. In this article, we investigate the design of a neuro-inspired logic block (NLB) dedicated to on-chip function learning and propose learning strategy. It is composed of an array of memristive nanodevices as synapses associated to neuronal circuits. Supervised learning methods are proposed for different type of memristive nanodevices and simulations are performed to demonstrate the ability to learn logic functions with memristive nanodevices. Benefiting from a compact implementation of neuron circuits and the optimization of learning process, this architecture requires small number of nanodevices and moderate power consumption.<\/jats:p>","DOI":"10.1145\/2629503","type":"journal-article","created":{"date-parts":[[2015,4,28]],"date-time":"2015-04-28T12:43:57Z","timestamp":1430225037000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["On-Chip Universal Supervised Learning Methods for Neuro-Inspired Block of Memristive Nanodevices"],"prefix":"10.1145","volume":"11","author":[{"given":"Djaafar","family":"Chabi","sequence":"first","affiliation":[{"name":"IEF, Univ. Paris-Sud, CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud, CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Damien","family":"Querlioz","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud, CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud, CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,4,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200902170"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2065951"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1162\/NECO_a_00377"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0806642106"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487552"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941495"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2539123"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000461"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/34\/345201"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of 4th IEEE Conference on Nanotechnology, 505--508","author":"Choi Yoon-Hwa","year":"2004","unstructured":"Yoon-Hwa Choi , Myeong-Hyeon Lee , and Young Kwan Kim . 2004 . A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories . In Proceedings of 4th IEEE Conference on Nanotechnology, 505--508 . Yoon-Hwa Choi, Myeong-Hyeon Lee, and Young Kwan Kim. 2004. A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories. In Proceedings of 4th IEEE Conference on Nanotechnology, 505--508."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.114851"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10092"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 375--382","author":"DeHon Andr\u00e9","key":"e_1_2_1_14_1","unstructured":"Andr\u00e9 DeHon and Konstantin K. Likharev . 2005. Hybrid CMOS\/nanoelectronic digital circuits: Devices, architectures, and design automation . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 375--382 . Andr\u00e9 DeHon and Konstantin K. Likharev. 2005. Hybrid CMOS\/nanoelectronic digital circuits: Devices, architectures, and design automation. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 375--382."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.159"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384013"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.11.024"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200903680"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20080442"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Yu Huang Xiangfeng Duan and Yi Cui etal 2001. Logic gates and computation from assembled nanowire building blocks. Science. 294 5545 1313--1317.  Yu Huang Xiangfeng Duan and Yi Cui et al. 2001. Logic gates and computation from assembled nanowire building blocks. Science. 294 5545 1313--1317.","DOI":"10.1126\/science.1066192"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl803669s"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/043"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201000282"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.v35:3"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2331"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062187"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112590"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.07.007"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2028"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2011.01.005"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2010.05.001"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems. 449--455","author":"Hubert Pujol","year":"1994","unstructured":"Pujol Hubert , Jacques-Olivier Klein , Eric Belhaire , and Patrick Garda . 1994 . RA: An analog neurocomputer for the synchronous Boltzmann machine . In Proceedings of the 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems. 449--455 . Pujol Hubert, Jacques-Olivier Klein, Eric Belhaire, and Patrick Garda. 1994. RA: An analog neurocomputer for the synchronous Boltzmann machine. In Proceedings of the 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems. 449--455."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2011.6033439"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941497"},{"volume-title":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 1659--1662","author":"P\u00e9rez-Carrasco Jos\u00e9 Antonio","key":"e_1_2_1_39_1","unstructured":"Jos\u00e9 Antonio P\u00e9rez-Carrasco , C. Zamarre\u00f1o-Ramos , T. Serrano-Gotarredina , and B. Linares-Barranco . 2010. On neuromorphic spiking architectures for asynchronous STDP memristive systems . In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 1659--1662 . Jos\u00e9 Antonio P\u00e9rez-Carrasco, C. Zamarre\u00f1o-Ramos, T. Serrano-Gotarredina, and B. Linares-Barranco. 2010. On neuromorphic spiking architectures for asynchronous STDP memristive systems. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 1659--1662."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254023"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/36\/365202"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585796"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/1\/015201"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1986.1085953"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1021\/ja036369g"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2010.5644776"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2049560"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2014.6889951"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.132"},{"volume-title":"IRE WESCON Convention Record, 96--104","author":"Widrow Bernard","key":"e_1_2_1_54_1","unstructured":"Bernard Widrow and Marcian E. Hoff . 1960. Adaptive switching circuits . IRE WESCON Convention Record, 96--104 . Bernard Widrow and Marcian E. Hoff. 1960. Adaptive switching circuits. IRE WESCON Convention Record, 96--104."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900822"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3564883"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/21\/17\/175202"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2206051"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629503","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2629503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:18Z","timestamp":1750230078000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629503"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4,27]]},"references-count":59,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,4,27]]}},"alternative-id":["10.1145\/2629503"],"URL":"https:\/\/doi.org\/10.1145\/2629503","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2015,4,27]]},"assertion":[{"value":"2013-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}