{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:35Z","timestamp":1758893495745,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T00:00:00Z","timestamp":1424131200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF under award CCF-1029783 (Variability Expedition)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,3,25]]},"abstract":"<jats:p>Caches are known to consume a large part of total microprocessor power. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation--induced failures in cache SRAM arrays, which compromise cache reliability. In this article, we propose FFT-Cache, a flexible fault-tolerant cache that uses a flexible defect map to configure its architecture to achieve significant reduction in energy consumption through aggressive voltage scaling while maintaining high error reliability. FFT-Cache uses a portion of faulty cache blocks as redundancy\u2014using block-level or line-level replication within or between sets\u2014to tolerate other faulty caches lines and blocks. Our configuration algorithm categorizes the cache lines based on degree of conflict between their blocks to reduce the granularity of redundancy replacement. FFT-Cache thereby sacrifices a minimal number of cache lines to avoid impacting performance while tolerating the maximum amount of defects. Our experimental results on a processor executing SPEC2K benchmarks demonstrate that the operational voltage of both L1\/L2 caches can be reduced down to 375 mV, which achieves up to 80% reduction in the dynamic power and up to 48% reduction in the leakage power. This comes with only a small performance loss (&lt;%5) and 13% area overhead.<\/jats:p>","DOI":"10.1145\/2629566","type":"journal-article","created":{"date-parts":[[2015,2,18]],"date-time":"2015-02-18T13:24:05Z","timestamp":1424265845000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation"],"prefix":"10.1145","volume":"14","author":[{"given":"Abbas","family":"Banaiyanmofrad","sequence":"first","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,2,17]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"e_1_2_1_2_1","first-page":"739","article-title":"New graph coloring algorithms","volume":"2","author":"Al-Omari H.","year":"2006","unstructured":"H. Al-Omari and K. Sabri . 2006 . New graph coloring algorithms . American Journal of Math and Statistics 2 , 4, 739 -- 741 . H. Al-Omari and K. Sabri. 2006. New graph coloring algorithms. American Journal of Math and Statistics 2, 4, 739--741.","journal-title":"American Journal of Math and Statistics"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594309"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference (ISSCC). 2592--2601","author":"Calhoun B.","key":"e_1_2_1_6_1","unstructured":"B. Calhoun and A. Chandrakasan . 2006. A 256kb sub-threshold SRAM in 65nm CMOS . In Proceedings of the International Solid-State Circuits Conference (ISSCC). 2592--2601 . B. Calhoun and A. Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 2592--2601."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878956"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2632162"},{"volume-title":"Proceedings of the Symposium on VLSI Technology. 128--129","author":"Chang L.","key":"e_1_2_1_9_1","unstructured":"L. Chang , D. M. Fried , J. Hergenrother , J. W. Sleight , R. H. Dennard , R. K. Montoye , L. Sekaric , S. J. McNab , A. W. Topol , C. D. Adams , K. W. Guarini , and W. Haensch . 2005. Stable SRAM cell design for the 32 nm node and beyond . In Proceedings of the Symposium on VLSI Technology. 128--129 . L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology. 128--129."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design. 660--666","author":"Chen G.","key":"e_1_2_1_11_1","unstructured":"G. Chen , D. Blaauw , T. Mudge , D. Sylvester , and N. Kim . 2007. Yield-driven near-threshold SRAM design . In Proceedings of the International Conference on Computer Aided Design. 660--666 . G. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N. Kim. 2007. Yield-driven near-threshold SRAM design. In Proceedings of the International Conference on Computer Aided Design. 660--666."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331719"},{"volume-title":"Graph Coloring Algorithms. Mathematik-Bericht 5","author":"Klotz W.","key":"e_1_2_1_14_1","unstructured":"W. Klotz . 2002. Graph Coloring Algorithms. Mathematik-Bericht 5 , Clausthal University of Technology , Clausthal, Germany . W. Klotz. 2002. Graph Coloring Algorithms. Mathematik-Bericht 5, Clausthal University of Technology, Clausthal, Germany."},{"volume-title":"Proceedings of the International Conference on Computer Design (ICCD). 268--274","author":"Koh C. K.","key":"e_1_2_1_15_1","unstructured":"C. K. Koh , W. F. Wong , Y. Chen , and H. Li . 2009a. The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies . In Proceedings of the International Conference on Computer Design (ICCD). 268--274 . C. K. Koh, W. F. Wong, Y. Chen, and H. Li. 2009a. The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies. In Proceedings of the International Conference on Computer Design (ICCD). 268--274."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"volume-title":"Proceedings of the International Symposium on System-on-a-Chip. 113--118","author":"Moradi F.","key":"e_1_2_1_18_1","unstructured":"F. Moradi , D. Wisland , S. Aunet , H. Mahmoodi , and T. Cao . 2008. 65 nm sub-threshold 11t-SRAM for ultra low voltage applications . In Proceedings of the International Symposium on System-on-a-Chip. 113--118 . F. Moradi, D. Wisland, S. Aunet, H. Mahmoodi, and T. Cao. 2008. 65 nm sub-threshold 11t-SRAM for ultra low voltage applications. In Proceedings of the International Symposium on System-on-a-Chip. 113--118."},{"volume-title":"Proceedings of the IEEE Symposium on VLSI Circuits. 256--257","author":"Morita Y.","key":"e_1_2_1_19_1","unstructured":"Y. Morita , H. Fujiwara , H. Noguchi , Y. Iguchi , K. Nii , H. Kawaguchi , and M. Yoshimoto . 2007. An area-conscious low-voltage-oriented 8t-SRAM design under DVS environment . In Proceedings of the IEEE Symposium on VLSI Circuits. 256--257 . Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto. 2007. An area-conscious low-voltage-oriented 8t-SRAM design under DVS environment. In Proceedings of the IEEE Symposium on VLSI Circuits. 256--257."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_2_1_21_1","unstructured":"N. Muralimanohar R. Balasubramonian and N. Jouppi. 2009. Cacti 6.5. Technical Report. HP Laboratories.  N. Muralimanohar R. Balasubramonian and N. Jouppi. 2009. Cacti 6.5. Technical Report. HP Laboratories."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.52"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629431"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055589"},{"volume-title":"Proceedings of the 17th IEEE VLSI Test Symposium (VTS'99)","author":"Shirvani P. P.","key":"e_1_2_1_26_1","unstructured":"P. P. Shirvani and E. J. Mccluskey . 1999. PADded cache: A new fault-tolerance technique for cache memories . In Proceedings of the 17th IEEE VLSI Test Symposium (VTS'99) . 440--445. P. P. Shirvani and E. J. Mccluskey. 1999. PADded cache: A new fault-tolerance technique for cache memories. In Proceedings of the 17th IEEE VLSI Test Symposium (VTS'99). 440--445."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"volume-title":"Proceedings of the 25th International Conference on Computer Design. 496--503","author":"Wong W.-F.","key":"e_1_2_1_29_1","unstructured":"W.-F. Wong , C.-K. Koh , Y. Chen , and H. Li . 2007. VOSCH: Voltage scaled cache hierarchies . In Proceedings of the 25th International Conference on Computer Design. 496--503 . W.-F. Wong, C.-K. Koh, Y. Chen, and H. Li. 2007. VOSCH: Voltage scaled cache hierarchies. In Proceedings of the 25th International Conference on Computer Design. 496--503."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629566","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2629566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:29Z","timestamp":1750227209000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629566"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,17]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,3,25]]}},"alternative-id":["10.1145\/2629566"],"URL":"https:\/\/doi.org\/10.1145\/2629566","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2015,2,17]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}