{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:30:01Z","timestamp":1762252201227,"version":"3.41.0"},"reference-count":58,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2015,3,6]],"date-time":"2015-03-06T00:00:00Z","timestamp":1425600000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2015,3,6]]},"abstract":"<jats:p>This article presents a new solution for easing the development of reconfigurable applications using Field-Programable Gate Arrays (FPGAs). Namely, our Reliable Reconfigurable Real-Time Operating System (R3TOS) provides OS-like support for partially reconfigurable FPGAs. Unlike related works, R3TOS is founded on the basis of resource reusability and computation ephemerality. It makes intensive use of reconfiguration at very fine FPGA granularity, keeping the logic resources used only while performing computation and releasing them as soon as it is completed. To achieve this goal, R3TOS goes beyond the traditional approach of using reconfigurable slots with fixed boundaries interconnected by means of a static communication infrastructure. Instead, R3TOS approaches a static route-free system where nearly everything is reconfigurable. The tasks are concatenated to form a computation chain through which partial results naturally flow, and data are exchanged among remotely located tasks using FPGA\u2019s reconfiguration mechanism or by means of \u201cremovable\u201d routing circuits. In this article, we describe the R3TOS microkernel architecture as well as its hardware abstraction services and programming interface. Notably, the article presents a set of novel circuits and mechanisms to overcome the limitations and exploit the opportunities of Xilinx reconfigurable technology in the scope of hardware multitasking and dependability.<\/jats:p>","DOI":"10.1145\/2629639","type":"journal-article","created":{"date-parts":[[2015,3,9]],"date-time":"2015-03-09T19:03:01Z","timestamp":1425927781000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Microkernel Architecture and Hardware Abstraction Layer of a Reliable Reconfigurable Real-Time Operating System (R3TOS)"],"prefix":"10.1145","volume":"8","author":[{"given":"Xabier","family":"Iturbe","sequence":"first","affiliation":[{"name":"University of Edinburgh, Scotland, UK and IK4-Ikerlan Research Alliance, Basque Country (Spain)"}]},{"given":"Khaled","family":"Benkrid","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Scotland, UK"}]},{"given":"Chuan","family":"Hong","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Scotland, UK"}]},{"given":"Ali","family":"Ebrahim","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Scotland, UK"}]},{"given":"Raul","family":"Torrego","sequence":"additional","affiliation":[{"name":"IK4-Ikerlan Research Alliance, Basque Country (Spain)"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Scotland, UK"}]}],"member":"320","published-online":{"date-parts":[[2015,3,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837989"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.7"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016582"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.66"},{"volume-title":"Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation.","author":"Andrews D.","key":"e_1_2_1_5_1","unstructured":"D. Andrews , W. Peck , J. Agron , K. Preston , E. Komp , M. Finley , and R. Sass . 2005. Hthreads: A hardware\/software co-designed multithreaded RTOS kernel . In Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation. D. Andrews, W. Peck, J. Agron, K. Preston, E. Komp, M. Finley, and R. Sass. 2005. Hthreads: A hardware\/software co-designed multithreaded RTOS kernel. In Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"volume-title":"Proceedings of the International Conference on Architecture of Computing Systems. 205--214","author":"Bergmann N. W.","key":"e_1_2_1_7_1","unstructured":"N. W. Bergmann , J. A. Williams , J. Han , and Y. Chen . 2006. A process model for hardware modules in reconfigurable System-on-Chip . In Proceedings of the International Conference on Architecture of Computing Systems. 205--214 . N. W. Bergmann, J. A. Williams, J. Han, and Y. Chen. 2006. A process model for hardware modules in reconfigurable System-on-Chip. In Proceedings of the International Conference on Architecture of Computing Systems. 205--214."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_55"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 153--158","author":"Bobda C.","key":"e_1_2_1_9_1","unstructured":"C. Bobda , A. Ahmadinia , M. Majer , J. Teich , S. Fekete , and J. C. van der Veen. 2005. DyNoC: A dynamic infrastructure for communication in dynamically reconfigurable devices . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 153--158 . C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. C. van der Veen. 2005. DyNoC: A dynamic infrastructure for communication in dynamically reconfigurable devices. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 153--158."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/647923.741195"},{"key":"e_1_2_1_12_1","unstructured":"C. Charmichael and C. W. Tseng. 2009. Correcting Single-Event Upsets in Virtex-4FPGA Configuration Memory (XAPP1088). Technical Report. Xilinx Inc.  C. Charmichael and C. W. Tseng. 2009. Correcting Single-Event Upsets in Virtex-4FPGA Configuration Memory (XAPP1088). Technical Report. Xilinx Inc."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005670"},{"volume-title":"Proceedings of the IEEE International System-on-Chip Conference. 233--238","author":"Donato A.","key":"e_1_2_1_15_1","unstructured":"A. Donato , F. Ferrandi , M. D. Santambrogio , and D. Sciuto . 2005. Operating system support for dynamically reconfigurable SoC architectures . In Proceedings of the IEEE International System-on-Chip Conference. 233--238 . A. Donato, F. Ferrandi, M. D. Santambrogio, and D. Sciuto. 2005. Operating system support for dynamically reconfigurable SoC architectures. In Proceedings of the IEEE International System-on-Chip Conference. 233--238."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 1127--1129","author":"Donlin A.","key":"e_1_2_1_16_1","unstructured":"A. Donlin , P. Lysaght , B. Blodget , and G. Troeger . 2004. A virtual file system for dynamically reconfigurable FPGAs . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 1127--1129 . A. Donlin, P. Lysaght, B. Blodget, and G. Troeger. 2004. A virtual file system for dynamically reconfigurable FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 1127--1129."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906992"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268660"},{"volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems.","author":"Ebrahim A.","key":"e_1_2_1_19_1","unstructured":"A. Ebrahim , K. Benkrid , X. Iturbe , and C. Hong . 2013. Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs . In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems. A. Ebrahim, K. Benkrid, X. Iturbe, and C. Hong. 2013. Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs. In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems."},{"volume-title":"Proceedings of the IEEE International Conference IC-SAMOS. 357--364","author":"Gohringer D.","key":"e_1_2_1_20_1","unstructured":"D. Gohringer , M. Hubner , L. Hugot-Derville , and J. Becker . 2010a. Message passing interface support for the runtime adaptive multi-processor system-on-chip RAMPSoC . In Proceedings of the IEEE International Conference IC-SAMOS. 357--364 . D. Gohringer, M. Hubner, L. Hugot-Derville, and J. Becker. 2010a. Message passing interface support for the runtime adaptive multi-processor system-on-chip RAMPSoC. In Proceedings of the IEEE International Conference IC-SAMOS. 357--364."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/121353"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.139"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 99--104","author":"Heiner J.","key":"e_1_2_1_23_1","unstructured":"J. Heiner , B. Sellers , M. Wirthlin , and J. Kalb . 2009. FPGA partial reconfiguration via configuration scrubbing . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 99--104 . J. Heiner, B. Sellers, M. Wirthlin, and J. Kalb. 2009. FPGA partial reconfiguration via configuration scrubbing. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 99--104."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167737"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.48"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 569--573","author":"Iturbe X.","key":"e_1_2_1_26_1","unstructured":"X. Iturbe , M. Azkarate , I. Martinez , J. Perez , and A. Astarloa . 2009. A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 569--573 . X. Iturbe, M. Azkarate, I. Martinez, J. Perez, and A. Astarloa. 2009. A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 569--573."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.60"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.82"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"X. Iturbe K. Benkrid C. Hong A. Ebrahim T. Arslan and I. Martinez. 2013a. Runtime scheduling allocation and execution of real-time hardware tasks onto Xilinx FPGAs subject to fault occurrence. International Journal of Reconfigurable Computing (2013).  X. Iturbe K. Benkrid C. Hong A. Ebrahim T. Arslan and I. Martinez. 2013a. Runtime scheduling allocation and execution of real-time hardware tasks onto Xilinx FPGAs subject to fault occurrence. International Journal of Reconfigurable Computing (2013).","DOI":"10.1155\/2013\/905057"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.79"},{"volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems.","author":"Iturbe X.","key":"e_1_2_1_31_1","unstructured":"X. Iturbe , K. Benkrid , R. Torrego , A. Ebrahim , and T. Arslan . 2012. Online clock routing in Xilinx FPGAs for high-performance and reliability . In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems. X. Iturbe, K. Benkrid, R. Torrego, A. Ebrahim, and T. Arslan. 2012. Online clock routing in Xilinx FPGAs for high-performance and reliability. In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. 837--842","author":"Jara-Berrocal A.","key":"e_1_2_1_32_1","unstructured":"A. Jara-Berrocal and A. Gordon-Ross . 2010. VAPRES: A virtual architecture for partially reconfigurable embedded systems . In Proceedings of the Conference on Design, Automation and Test in Europe. 837--842 . A. Jara-Berrocal and A. Gordon-Ross. 2010. VAPRES: A virtual architecture for partially reconfigurable embedded systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 837--842."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.4"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.76"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 223--228","author":"Kalte H.","key":"e_1_2_1_36_1","unstructured":"H. Kalte and M. Porrmann . 2005. Context saving and restoring for multitasking in reconfigurable systems . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 223--228 . H. Kalte and M. Porrmann. 2005. Context saving and restoring for multitasking in reconfigurable systems. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 223--228."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128045"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 119--124","author":"Koch D.","key":"e_1_2_1_38_1","unstructured":"D. Koch , C. Beckhoff , and J. Teich . 2008. ReCoBus-builder\u2014a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 119--124 . D. Koch, C. Beckhoff, and J. Teich. 2008. ReCoBus-builder\u2014a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 119--124."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology. 208--215","author":"Koch D.","key":"e_1_2_1_39_1","unstructured":"D. Koch , C. Beckhoff , and J. Torresen . 2010. Obstacle-free two-dimensional online-routing for run-time reconfigurable FPGA-based systems . In Proceedings of the International Conference on Field-Programmable Technology. 208--215 . D. Koch, C. Beckhoff, and J. Torresen. 2010. Obstacle-free two-dimensional online-routing for run-time reconfigurable FPGA-based systems. In Proceedings of the International Conference on Field-Programmable Technology. 208--215."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216950"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.33"},{"key":"e_1_2_1_42_1","volume-title":"Real-Time Systems: Design Principles for Distributed Embedded Applications","author":"Kopetz H.","unstructured":"H. Kopetz . 2011. Real-Time Systems: Design Principles for Distributed Embedded Applications ( 2 nd ed.). Springer-Verlag . H. Kopetz. 2011. Real-Time Systems: Design Principles for Distributed Embedded Applications (2nd ed.). Springer-Verlag.","edition":"2"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Tecnology.","author":"Kosciuszkiewicz K.","key":"e_1_2_1_43_1","unstructured":"K. Kosciuszkiewicz , F. Morgan , and K. Kepa . 2007. Run-Time management of reconfigurable hardware tasks using embedded Linux . In Proceedings of the International Conference on Field-Programmable Tecnology. K. Kosciuszkiewicz, F. Morgan, and K. Kepa. 2007. Run-Time management of reconfigurable hardware tasks using embedded Linux. In Proceedings of the International Conference on Field-Programmable Tecnology."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe.","author":"Mignolet J. Y.","key":"e_1_2_1_45_1","unstructured":"J. Y. Mignolet , V. Nollet , P. Coene , D. Verkest , S. Vernalde , and R. Lauwereins . 2003. Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable System-on-Chip . In Proceedings of the Conference on Design, Automation and Test in Europe. J. Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. 2003. Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable System-on-Chip. In Proceedings of the Conference on Design, Automation and Test in Europe."},{"key":"e_1_2_1_46_1","first-page":"30","article-title":"A flexible operating system for dynamic applications","volume":"2010","author":"Muller F.","year":"2005","unstructured":"F. Muller , J. Le Rhun , F. Lemonnier , B. Miramond , and L. Devaux . 2005 . A flexible operating system for dynamic applications . Xilinx Xcell Journal Fourth Quarter 2010 (2005), 30 -- 34 . F. Muller, J. Le Rhun, F. Lemonnier, B. Miramond, and L. Devaux. 2005. A flexible operating system for dynamic applications. Xilinx Xcell Journal Fourth Quarter 2010 (2005), 30--34.","journal-title":"Xilinx Xcell Journal Fourth Quarter"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.10"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 455--458","author":"Santambrogio M. D.","key":"e_1_2_1_48_1","unstructured":"M. D. Santambrogio , V. Rana , and D. Sciuto . 2008. Operating system support for online partial dynamic reconfiguration management . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 455--458 . M. D. Santambrogio, V. Rana, and D. Sciuto. 2008. Operating system support for online partial dynamic reconfiguration management. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 455--458."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902203"},{"volume-title":"International Conference on Field-Programmable Logic and Applications. 257--262","author":"Shelburne M.","key":"e_1_2_1_51_1","unstructured":"M. Shelburne , C. Patterson , P. Athanas , M. Jones , B. Martin , and R. Fong . 2008. Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip . In International Conference on Field-Programmable Logic and Applications. 257--262 . M. Shelburne, C. Patterson, P. Athanas, M. Jones, B. Martin, and R. Fong. 2008. Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip. In International Conference on Field-Programmable Logic and Applications. 257--262."},{"volume-title":"Proceedings of the International Workshop on Field-Programmable Logic and Applications. 121--130","author":"Simmler H.","key":"e_1_2_1_52_1","unstructured":"H. Simmler , L. Levinson , and R. Manner . 2000. Multitasking on FPGA coprocessors . In Proceedings of the International Workshop on Field-Programmable Logic and Applications. 121--130 . H. Simmler, L. Levinson, and R. Manner. 2000. Multitasking on FPGA coprocessors. In Proceedings of the International Workshop on Field-Programmable Logic and Applications. 121--130."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-9319-7"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.146"},{"volume-title":"Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip. 55--64","author":"Stensgaard M. B.","key":"e_1_2_1_56_1","unstructured":"M. B. Stensgaard and J. Sparso . 2008. ReNoC: A network-on-chip architecture with reconfigurable topology . In Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip. 55--64 . M. B. Stensgaard and J. Sparso. 2008. ReNoC: A network-on-chip architecture with reconfigurable topology. In Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip. 55--64."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.856543"},{"volume-title":"Proceedings of the IEEE National Aerospace and Electronics Conference. 229--233","author":"Suris J.","key":"e_1_2_1_58_1","unstructured":"J. Suris , M. Shelburne , C. Patterson , P. Athanas , J. Bowen , T. Dunham , and J. Rice . 2008. Untethered on-the-fly radio assembly with Wires-on-Demand . In Proceedings of the IEEE National Aerospace and Electronics Conference. 229--233 . J. Suris, M. Shelburne, C. Patterson, P. Athanas, J. Bowen, T. Dunham, and J. Rice. 2008. Untethered on-the-fly radio assembly with Wires-on-Demand. In Proceedings of the IEEE National Aerospace and Electronics Conference. 229--233."},{"volume-title":"Proceedings of the European Conference on Communications Technologies and Software Defined Radio.","author":"Torrego R.","key":"e_1_2_1_59_1","unstructured":"R. Torrego , I. Val , and E. Muxika . 2011. QPSK cognitive modulator fully FPGA-implemented via dynamic partial reconfiguration and rapid prototyping tools . In Proceedings of the European Conference on Communications Technologies and Software Defined Radio. R. Torrego, I. Val, and E. Muxika. 2011. QPSK cognitive modulator fully FPGA-implemented via dynamic partial reconfiguration and rapid prototyping tools. In Proceedings of the European Conference on Communications Technologies and Software Defined Radio."},{"volume-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms.","author":"Tuan V. M.","key":"e_1_2_1_60_1","unstructured":"V. M. Tuan and H. Amano . 2008. A method for capturing state data on dynamically reconfigurable processors . In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. V. M. Tuan and H. Amano. 2008. A method for capturing state data on dynamically reconfigurable processors. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms."},{"volume-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms.","author":"Williams J. A.","key":"e_1_2_1_62_1","unstructured":"J. A. Williams and N. W. Bergmann . 2004. Embedded Linux as a platform for dynamically self-reconfiguring Systems-On-Chip . In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. J. A. Williams and N. W. Bergmann. 2004. Embedded Linux as a platform for dynamically self-reconfiguring Systems-On-Chip. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms."},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.35"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2005.75"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629639","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2629639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:30Z","timestamp":1750227210000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629639"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,6]]},"references-count":58,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,3,6]]}},"alternative-id":["10.1145\/2629639"],"URL":"https:\/\/doi.org\/10.1145\/2629639","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2015,3,6]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-03-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}