{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T08:10:52Z","timestamp":1787731852632,"version":"build-2784847793"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2015,1,21]],"date-time":"2015-01-21T00:00:00Z","timestamp":1421798400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,1,21]]},"abstract":"<jats:p>Placement is though as the most time-consuming processes in physical implementation flows for reconfigurable architectures, while it highly affects the quality of derived application implementation, as it has impact on the maximum operating frequency. Throughout this article, we propose a novel placer, based on genetic algorithm, targeting to FPGAs. Rather than relevant approaches, which are executed sequentially, the new placer exhibits inherent parallelism, which can benefit from multicore processors. Experimental results prove the effectiveness of this solution, as it achieves average reduction of execution runtime and application\u2019s delay by 67\u00d7 and 16%, respectively.<\/jats:p>","DOI":"10.1145\/2629651","type":"journal-article","created":{"date-parts":[[2015,1,28]],"date-time":"2015-01-28T14:05:51Z","timestamp":1422453951000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["GENESIS"],"prefix":"10.1145","volume":"14","author":[{"given":"Dionysios","family":"Diamantopoulos","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kostas","family":"Siozios","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[{"name":"Politechnico di Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,1,21]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/514754"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_2_1_3_1","series-title":"Lecture Notes in Computer Science","volume-title":"VPR: A new packing, placement and routing tool for FPGA research. In FPL","author":"Betz Vaughn","year":"1997"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Vaughn Betz Jonathan Rose and Alexander Marquardt (Eds.). 1999. Architecture and CAD for Deep-Submicron FPGAs. Springer New York NY.   Vaughn Betz Jonathan Rose and Alexander Marquardt (Eds.). 1999. Architecture and CAD for Deep-Submicron FPGAs. Springer New York NY.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270327"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.17"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1995.489138"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the PARMA Workshop, HiPEAC Conference","author":"Diamantopoulos D."},{"key":"e_1_2_1_9_1","volume-title":"FPL. Lecture Notes in Computer Science","volume":"1673","author":"John"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1002\/nav.10029"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 1996 International Conference on Systems, Man, and Cybernetics","volume":"3","author":"Hong Tzung-Pei","year":"1996"},{"key":"e_1_2_1_12_1","unstructured":"ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs.net\/.  ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs.net\/."},{"key":"e_1_2_1_13_1","unstructured":"Peter Jamieson. 2010. Revisiting genetic algorithms for the FPGA placement problem. In GEM. 16--22.  Peter Jamieson. 2010. Revisiting genetic algorithms for the FPGA placement problem. In GEM. 16--22."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.09.001"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2002.1017616"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270301"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009965"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0803596105"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970355"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"e_1_2_1_21_1","first-page":"747","article-title":"Convergence and finite-time behavior of simulated annealing","volume":"18","author":"Moscato P.","year":"1990","journal-title":"Adv. Appl. Probab."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the 6th International Conference on Genetic Algorithms. Morgan Kaufmann","author":"Ronald Edmund M. A.","year":"1995"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3172"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296449"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009968"},{"key":"e_1_2_1_26_1","unstructured":"E. M. Sentovich K. J. Singh L. Lavagno C. Moon R. Murgai A. Saldanha H. Savoj P. R. Stephan Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli. 1992. SIS: A System for Sequential Circuit Synthesis. Technical Report No. UCB\/ERL M92\/41 University of California Berkeley CA.  E. M. Sentovich K. J. Singh L. Lavagno C. Moon R. Murgai A. Saldanha H. Savoj P. R. Stephan Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli. 1992. SIS: A System for Sequential Circuit Synthesis. Technical Report No. UCB\/ERL M92\/41 University of California Berkeley CA."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/800186.810616"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.40"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.110"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377668"},{"key":"e_1_2_1_31_1","series-title":"Lecture Notes in Computer Science","volume-title":"Proc. of the Genetic and Evolutionary Computation Conf","author":"Smith R. E."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/21.286385"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544540"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0255(03)00176-2"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950445"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97904"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611824"},{"key":"e_1_2_1_38_1","volume-title":"Embedded Computer Systems (SAMOS), 2010 International Conference on. IEEE, 102--109","author":"Xydis S."},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the ARCS Workshops. 325--331","author":"Zaccaria Vittorio","year":"2010"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629651","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2629651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:13:30Z","timestamp":1750227210000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629651"}},"subtitle":["Parallel Application Placement onto Reconfigurable Architectures (Invited for the Special Issue on Runtime Management)"],"short-title":[],"issued":{"date-parts":[[2015,1,21]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1,21]]}},"alternative-id":["10.1145\/2629651"],"URL":"https:\/\/doi.org\/10.1145\/2629651","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1,21]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}