{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:27Z","timestamp":1750306707960,"version":"3.41.0"},"reference-count":55,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,10,27]],"date-time":"2014-10-27T00:00:00Z","timestamp":1414368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2014,10,27]]},"abstract":"<jats:p>Research has shown that operating in the near-threshold region is expected to provide up to 10\u00d7 energy efficiency for future processors. However, reliable operation below a minimum voltage (Vccmin) cannot be guaranteed due to process variations. Because SRAM margins can easily be violated at near-threshold voltages, their bit-cell failure rates are expected to rise steeply. Multicore processors rely on fast private L1 caches to exploit data locality and achieve high performance. In the presence of high bit-cell fault rates, traditionally an L1 cache either sacrifices capacity or incurs additional latency to correct the faults. We observe that L1 cache sensitivity to hit latency offers a design trade-off between capacity and latency. When fault rate is high at extreme Vccmin, it is beneficial to recover L1 cache capacity, even if it comes at the cost of additional latency. However, at low fault rates, the additional constant latency to recover cache capacity degrades performance. With this trade-off in mind, we propose a Non-Uniform Cache Access L1 architecture (NUCA-L1) that avoids additional latency on accesses to fault-free cache lines. To mitigate the capacity bottleneck, it deploys a correction mechanism to recover capacity at the cost of additional latency. Using extensive simulations of a 64-core multicore, we demonstrate that at various bit-cell fault rates, our proposed private NUCA-L1 cache architecture performs better than state-of-the-art schemes, along with a significant reduction in energy consumption.<\/jats:p>","DOI":"10.1145\/2631918","type":"journal-article","created":{"date-parts":[[2014,10,28]],"date-time":"2014-10-28T12:40:29Z","timestamp":1414500029000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["NUCA-L1"],"prefix":"10.1145","volume":"11","author":[{"given":"Farrukh","family":"Hijaz","sequence":"first","affiliation":[{"name":"University of Connecticut, Storrs, CT"}]},{"given":"Omer","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Connecticut, Storrs, CT"}]}],"member":"320","published-online":{"date-parts":[[2014,10,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944878"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 539--550","author":"Ansari Amin","key":"e_1_2_1_5_1","unstructured":"Amin Ansari , Shuguang Feng , Shantanu Gupta , and Scott A. Mahlke . 2011. Archipelago: A polymorphic cache design for enabling robust near-threshold operation . In Proceedings of the International Symposium on High Performance Computer Architecture. 539--550 . Amin Ansari, Shuguang Feng, Shantanu Gupta, and Scott A. Mahlke. 2011. Archipelago: A polymorphic cache design for enabling robust near-threshold operation. In Proceedings of the International Symposium on High Performance Computer Architecture. 539--550."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"volume-title":"Algebraic Coding Theory","author":"Berlekamp Elwyn R.","key":"e_1_2_1_7_1","unstructured":"Elwyn R. Berlekamp . 1968. Algebraic Coding Theory . McGraw-Hill . Elwyn R. Berlekamp. 1968. Algebraic Coding Theory. McGraw-Hill."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/321062.321067"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326213"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_2_1_15_1","unstructured":"DARPA UHPC Program (DARPA-BAA-10-37) March 2010.  DARPA UHPC Program (DARPA-BAA-10-37) March 2010."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.4"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.58236"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICROW.2012.10"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657029"},{"key":"e_1_2_1_22_1","article-title":"A construction method for double error correcting codes for application to main memories","author":"Imai Hideki","year":"1977","unstructured":"Hideki Imai and Y. Kamiyanagi . 1977 . A construction method for double error correcting codes for application to main memories . Transactions of the IECE Japan J60-D, 861--868. Hideki Imai and Y. Kamiyanagi. 1977. A construction method for double error correcting codes for application to main memories. Transactions of the IECE Japan J60-D, 861--868.","journal-title":"Transactions of the IECE Japan J60-D, 861--868."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.14"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522348"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2024022"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331719"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063445"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488837"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1965.1053833"},{"key":"e_1_2_1_36_1","unstructured":"Tomoko K. Matsushima Toshiyasu Matsushima and Shigeichi Hirasawa. 1996. Parallel encoder and decoder architecture for cyclic codes. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences E79-A 9 1313--1323.  Tomoko K. Matsushima Toshiyasu Matsushima and Shigeichi Hirasawa. 1996. Parallel encoder and decoder architecture for cyclic codes. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences E79-A 9 1313--1323."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.28"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2008.4641491"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"key":"e_1_2_1_42_1","volume-title":"Rao and Eiji Fujiwara","author":"Thammavarapu R.","year":"1989","unstructured":"Thammavarapu R. N. Rao and Eiji Fujiwara . 1989 . Error-Control Coding for Computer Systems. Prentice Hall . Thammavarapu R. N. Rao and Eiji Fujiwara. 1989. Error-Control Coding for Computer Systems. Prentice Hall."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1991.0040"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121912"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"volume-title":"Proceedings of the 7th International Symposium on High-Performance Computer Architecture. 147--157","author":"Yang Se-Hyun","key":"e_1_2_1_52_1","unstructured":"Se-Hyun Yang , Babak Falsafi , Michael D. Powell , Kaushik Roy , and T. N. Vijaykumar . 2001. An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches . In Proceedings of the 7th International Symposium on High-Performance Computer Architecture. 147--157 . Se-Hyun Yang, Babak Falsafi, Michael D. Powell, Kaushik Roy, and T. N. Vijaykumar. 2001. An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture. 147--157."},{"volume-title":"Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 151--161","author":"Yang Se-Hyun","key":"e_1_2_1_53_1","unstructured":"Se-Hyun Yang , Babak Falsafi , Michael D. Powell , and T. N. Vijaykumar . 2002. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay . In Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 151--161 . Se-Hyun Yang, Babak Falsafi, Michael D. Powell, and T. N. Vijaykumar. 2002. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 151--161."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555755"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2631918","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2631918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:13Z","timestamp":1750231153000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2631918"}},"subtitle":["A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages"],"short-title":[],"issued":{"date-parts":[[2014,10,27]]},"references-count":55,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,10,27]]}},"alternative-id":["10.1145\/2631918"],"URL":"https:\/\/doi.org\/10.1145\/2631918","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,10,27]]},"assertion":[{"value":"2014-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-10-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}