{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:27Z","timestamp":1750306707838,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,7,31]],"date-time":"2014-07-31T00:00:00Z","timestamp":1406764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2014,10,27]]},"abstract":"<jats:p>With the advent of solid-state storage systems, NAND flash memories are becoming a key storage technology. However, they suffer from serious reliability and endurance issues during the operating lifetime that can be handled by the use of appropriate error correction codes (ECCs) in order to reconstruct the information when needed. Adaptable ECCs may provide the flexibility to avoid worst-case reliability design, thus leading to improved performance. However, a way to control such adaptable ECCs' strength is required. This article proposes FLARES, an algorithm able to adapt the ECC correction capability of each page of a flash based on a flash RBER prediction model and on a measurement of the number of errors detected in a given time window.<\/jats:p>\n          <jats:p>FLARES has been fully implemented within the YAFFS 2 filesystem under the Linux operating system. This allowed us to perform an extensive set of simulations on a set of standard benchmarks that highlighted the benefit of FLARES on the overall storage subsystem performances.<\/jats:p>","DOI":"10.1145\/2631919","type":"journal-article","created":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T20:13:24Z","timestamp":1406924004000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["FLARES"],"prefix":"10.1145","volume":"11","author":[{"given":"Stefano Di","family":"Carlo","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Salvatore","family":"Galfano","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Marco","family":"Indaco","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Ferrara, Ferrara, Italy"}]},{"given":"Piero","family":"Olivo","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Ferrara, Ferrara, Italy"}]},{"given":"Cristian","family":"Zambelli","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Ferrara, Ferrara, Italy"}]}],"member":"320","published-online":{"date-parts":[[2014,7,31]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117224"},{"key":"e_1_2_1_2_1","first-page":"1","article-title":"On a class of error correcting binary group codes","volume":"3","author":"Bose Raj C.","year":"1960","unstructured":"Raj C. Bose and Dijen K. Ray-Chaudhuri . 1960 . On a class of error correcting binary group codes . Information and Control 3 , 1 (March 1960), 68--79. Raj C. Bose and Dijen K. Ray-Chaudhuri. 1960. On a class of error correcting binary group codes. Information and Control 3, 1 (March 1960), 68--79.","journal-title":"Information and Control"},{"key":"e_1_2_1_3_1","volume-title":"Brewer and Manzur Gill","author":"Joe","year":"2008","unstructured":"Joe E. Brewer and Manzur Gill . 2008 . Nonvolatile Memory Technologies with Emphasis on Flash : A Comprehensive Guide to Understanding and Using Flash Memory Devices. IEEE Press . Joe E. Brewer and Manzur Gill. 2008. Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices. IEEE Press."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the Conference on Design, Automation Test in Europe Conference Exhibition (DATE'12)","author":"Cai Yu","year":"2012","unstructured":"Yu Cai , Erich F. Haratsch , Onur Mutlu , and Ken Mai . 2012 . Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis . In Proceedings of the Conference on Design, Automation Test in Europe Conference Exhibition (DATE'12) . 521--526. DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2012.6176524 10.1109\/DATE.2012.6176524 Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai. 2012. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis. In Proceedings of the Conference on Design, Automation Test in Europe Conference Exhibition (DATE'12). 521--526. DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2012.6176524"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485597"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of IEEE High Level Design Validation and Test Workshop (HLDVT'10)","author":"Caramia M.","year":"2010","unstructured":"M. Caramia , M. Fabiano , A. Miele , R. Piazza , and P. Prinetto . 2010. Automated synthesis of EDACs for FLASH memories with user-selectable correction capability . In Proceedings of IEEE High Level Design Validation and Test Workshop (HLDVT'10) . 113--120. DOI:http:\/\/dx.doi.org\/10.1109\/HLDVT. 2010 .5496653 10.1109\/HLDVT.2010.5496653 M. Caramia, M. Fabiano, A. Miele, R. Piazza, and P. Prinetto. 2010. Automated synthesis of EDACs for FLASH memories with user-selectable correction capability. In Proceedings of IEEE High Level Design Validation and Test Workshop (HLDVT'10). 113--120. DOI:http:\/\/dx.doi.org\/10.1109\/HLDVT.2010.5496653"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"e_1_2_1_10_1","volume-title":"Flash Memory Reliability NEPP 2008 Task Final Report.","author":"Chen Yuan","year":"2011","unstructured":"Yuan Chen . 2011 . Flash Memory Reliability NEPP 2008 Task Final Report. Retrieved from http:\/\/trs-new.jpl.nasa.gov\/dspace\/bitstream\/2014\/41262\/1\/09-9.pdf. Yuan Chen. 2011. Flash Memory Reliability NEPP 2008 Task Final Report. Retrieved from http:\/\/trs-new.jpl.nasa.gov\/dspace\/bitstream\/2014\/41262\/1\/09-9.pdf."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700273"},{"key":"e_1_2_1_12_1","unstructured":"cmp.imag.fr. 2013. CMP Project. Retrieved from http:\/\/cmp.imag.fr\/.  cmp.imag.fr. 2013. CMP Project. Retrieved from http:\/\/cmp.imag.fr\/."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Flash Memory Summit.","author":"Cooke Jim","year":"2007","unstructured":"Jim Cooke . 2007 . The inconvenient truths of NAND flash memory . In Proceedings of the Flash Memory Summit. Retrieved from http:\/\/download.micron.com\/pdf\/presentations\/events\/flash_mem_summit_jcooke_inconvenient_truths_nand.pdf. Jim Cooke. 2007. The inconvenient truths of NAND flash memory. In Proceedings of the Flash Memory Summit. Retrieved from http:\/\/download.micron.com\/pdf\/presentations\/events\/flash_mem_summit_jcooke_inconvenient_truths_nand.pdf."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE International Test Conference. 15","author":"Carlo Stefano Di","year":"2012","unstructured":"Stefano Di Carlo , Michele Fabiano , Marco Indaco , and Paolo Prinetto . 2012 . ADAGE: An automated synthesis tool for adaptive BCH-based ECC IP-Cores . In Proceedings of the IEEE International Test Conference. 15 . Stefano Di Carlo, Michele Fabiano, Marco Indaco, and Paolo Prinetto. 2012. ADAGE: An automated synthesis tool for adaptive BCH-based ECC IP-Cores. In Proceedings of the IEEE International Test Conference. 15."},{"key":"e_1_2_1_15_1","unstructured":"Stefano Di Carlo Michele Fabiano Paolo Prinetto and Maurizio Caramia. 2011. Design Issues and Challenges of File Systems for Flash Memories. inTech 1 3--30.  Stefano Di Carlo Michele Fabiano Paolo Prinetto and Maurizio Caramia. 2011. Design Issues and Challenges of File Systems for Flash Memories. inTech 1 3--30."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604079"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.03.002"},{"key":"e_1_2_1_18_1","unstructured":"J. Gray and C. van Ingen. 2011. Empirical Measurements of Disk Failure Rates and Error Rates. Retrieved from http:\/\/arxiv.org\/ftp\/cs\/papers\/0701\/0701166.pdf.  J. Gray and C. van Ingen. 2011. Empirical Measurements of Disk Failure Rates and Error Rates. Retrieved from http:\/\/arxiv.org\/ftp\/cs\/papers\/0701\/0701166.pdf."},{"key":"e_1_2_1_19_1","volume-title":"Fontana Jr","author":"Grochowski Edward","year":"2012","unstructured":"Edward Grochowski and Robert E . Fontana Jr . 2012 . Future technology challenges for NAND flash and HDD products. In Proceedings of the Flash Memory Summit. Retrieved from http:\/\/www.flashmemorysummit.com\/English\/Collaterals\/Proceedings\/2012\/20120821_S102A_Grochowski.pdf. Edward Grochowski and Robert E. Fontana Jr. 2012. Future technology challenges for NAND flash and HDD products. In Proceedings of the Flash Memory Summit. Retrieved from http:\/\/www.flashmemorysummit.com\/English\/Collaterals\/Proceedings\/2012\/20120821_S102A_Grochowski.pdf."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534530.1534544"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.054"},{"key":"e_1_2_1_22_1","unstructured":"iozone.org. 2001. IOzone file system benchmark. (2001). Retrieved from www.iozone.org.  iozone.org. 2001. IOzone file system benchmark. (2001). Retrieved from www.iozone.org."},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/55.998871","article-title":"Effects of floating-gate interference on NAND flash memory cell operation","volume":"23","author":"Jae-Duk Lee","year":"2002","unstructured":"Lee Jae-Duk , Hur Sung-Hoi , and Choi Jung-Dal . 2002 . Effects of floating-gate interference on NAND flash memory cell operation . IEEE Electron. Device Lett. 23 , 5 (May 2002), 264--266. DOI:http:\/\/dx.doi.org\/10.1109\/55.998871 10.1109\/55.998871 Lee Jae-Duk, Hur Sung-Hoi, and Choi Jung-Dal. 2002. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron. Device Lett. 23, 5 (May 2002), 264--266. DOI:http:\/\/dx.doi.org\/10.1109\/55.998871","journal-title":"IEEE Electron. Device Lett."},{"volume-title":"Inside NAND Flash Memories","author":"Micheloni Rino","key":"e_1_2_1_27_1","unstructured":"Rino Micheloni , Luca Crippa , and Alessia Marelli . 2010. Inside NAND Flash Memories . Springer-Verlag . Rino Micheloni, Luca Crippa, and Alessia Marelli. 2010. Inside NAND Flash Memories. Springer-Verlag."},{"volume-title":"Error Correction Codes for Non-Volatile Memories","author":"Micheloni Rino","key":"e_1_2_1_28_1","unstructured":"Rino Micheloni , Alessia Marelli , and Roberto Ravasio . 2008. Error Correction Codes for Non-Volatile Memories . Springer . Rino Micheloni, Alessia Marelli, and Roberto Ravasio. 2008. Error Correction Codes for Non-Volatile Memories. Springer."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Reliability Physics Symposium. 9--19","author":"Mielke Neal","year":"2008","unstructured":"Neal Mielke , Todd Marquart , Ning Wu , Jeff Kessenich , Hanmant Belgal , Eric Schares , Falgun Trivedi , Evan Goodness , and Leland R. Nevill . 2008. Bit error rate in NAND Flash memories . In Proceedings of the IEEE International Reliability Physics Symposium. 9--19 . DOI:http:\/\/dx.doi.org\/10.1109\/RELPHY. 2008 .4558857 10.1109\/RELPHY.2008.4558857 Neal Mielke, Todd Marquart, Ning Wu, Jeff Kessenich, Hanmant Belgal, Eric Schares, Falgun Trivedi, Evan Goodness, and Leland R. Nevill. 2008. Bit error rate in NAND Flash memories. In Proceedings of the IEEE International Reliability Physics Symposium. 9--19. DOI:http:\/\/dx.doi.org\/10.1109\/RELPHY.2008.4558857"},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/LED.2008.2009555","article-title":"Direct field effect of neighboring cell transistor on cell-to-cell interference of nand flash cell arrays","volume":"30","author":"Mincheol Park","year":"2009","unstructured":"Park Mincheol , Kim Keonsoo , Park Jong-Ho , and Choi Jeong-Hyuck . 2009 . Direct field effect of neighboring cell transistor on cell-to-cell interference of nand flash cell arrays . IEEE Electron. Device Lett. 30 , 2 (Feb. 2009), 174--177. DOI:http:\/\/dx.doi.org\/10.1109\/LED.2008.2009555 10.1109\/LED.2008.2009555 Park Mincheol, Kim Keonsoo, Park Jong-Ho, and Choi Jeong-Hyuck. 2009. Direct field effect of neighboring cell transistor on cell-to-cell interference of nand flash cell arrays. IEEE Electron. Device Lett. 30, 2 (Feb. 2009), 174--177. DOI:http:\/\/dx.doi.org\/10.1109\/LED.2008.2009555","journal-title":"IEEE Electron. Device Lett."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 2002 International Conference on Consumer Electronics (ICCE'02)","author":"Song Moon Kyou","year":"2002","unstructured":"Moon Kyou Song , Hee-Sun Won , and Min Han Kong . 2002 . Architecture for decoding adaptive Reed-Solomon codes with varying block length . In Proceedings of the 2002 International Conference on Consumer Electronics (ICCE'02) . 298--299. DOI:http:\/\/dx.doi.org\/10.1109\/ICCE.2002.1014038 10.1109\/ICCE.2002.1014038 Moon Kyou Song, Hee-Sun Won, and Min Han Kong. 2002. Architecture for decoding adaptive Reed-Solomon codes with varying block length. In Proceedings of the 2002 International Conference on Consumer Electronics (ICCE'02). 298--299. DOI:http:\/\/dx.doi.org\/10.1109\/ICCE.2002.1014038"},{"key":"e_1_2_1_33_1","unstructured":"spec.org. 2001. SPEC Standard Performance Evaluation Corporation. Retrieved from http:\/\/www.spec.org.  spec.org. 2001. SPEC Standard Performance Evaluation Corporation. Retrieved from http:\/\/www.spec.org."},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 7th IEEE International Workshop on Storage Network Architecture and Parallel I\/O.","author":"Sun Hairong","year":"2011","unstructured":"Hairong Sun , Peter Grayson , and Bob Wood . 2011 . Qualifying reliability of solid-state storage from multiple aspects . In Proceedings of the 7th IEEE International Workshop on Storage Network Architecture and Parallel I\/O. Hairong Sun, Peter Grayson, and Bob Wood. 2011. Qualifying reliability of solid-state storage from multiple aspects. In Proceedings of the 7th IEEE International Workshop on Storage Network Architecture and Parallel I\/O."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST).","author":"Wilson Andrew","year":"2008","unstructured":"Andrew Wilson . 2008 . The new and improved filebench . In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST). Andrew Wilson. 2008. The new and improved filebench. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2012.6167470"},{"volume-title":"Proceedings of the Flash Memory Summit.","author":"Yaakobi E.","key":"e_1_2_1_38_1","unstructured":"E. Yaakobi , J. Ma , A. Caulfield , L. Grupp , S. Swanson , P. H. Siegel , and J. K. Wolf . 2009. Error correction coding for flash memories . In Proceedings of the Flash Memory Summit. Retrieved from http:\/\/cmrr.ucsd.edu\/research\/documents\/Number31Winter2009_000.pdf. E. Yaakobi, J. Ma, A. Caulfield, L. Grupp, S. Swanson, P. H. Siegel, and J. K. Wolf. 2009. Error correction coding for flash memories. In Proceedings of the Flash Memory Summit. Retrieved from http:\/\/cmrr.ucsd.edu\/research\/documents\/Number31Winter2009_000.pdf."},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the IEEE 2010 GLOBECOM Workshops. 1856--1860","author":"Yaakobi Eitan","year":"2010","unstructured":"Eitan Yaakobi , Jing Ma , Laura Grupp , Paul H. Siegel , Steven Swanson , and Jack K. Wolf . 2010. Error characterization and coding schemes for flash memories . In Proceedings of the IEEE 2010 GLOBECOM Workshops. 1856--1860 . DOI:http:\/\/dx.doi.org\/10.1109\/GLOCOMW. 2010 .5700263 10.1109\/GLOCOMW.2010.5700263 Eitan Yaakobi, Jing Ma, Laura Grupp, Paul H. Siegel, Steven Swanson, and Jack K. Wolf. 2010. Error characterization and coding schemes for flash memories. In Proceedings of the IEEE 2010 GLOBECOM Workshops. 1856--1860. DOI:http:\/\/dx.doi.org\/10.1109\/GLOCOMW.2010.5700263"},{"volume-title":"YAFFS: A Flash File System for Embedded Use.","year":"2007","key":"e_1_2_1_40_1","unstructured":"yaffs.net. 2007 . YAFFS: A Flash File System for Embedded Use. Retrieved from http:\/\/www.yaffs.net\/. yaffs.net. 2007. YAFFS: A Flash File System for Embedded Use. Retrieved from http:\/\/www.yaffs.net\/."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'12)","author":"Zambelli C.","key":"e_1_2_1_42_1","unstructured":"C. Zambelli , M. Indaco , M. Fabiano , S. Di Carlo , P. Prinetto , P. Olivo , and D. Bertozzi . 2012. A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'12) . 881--886. C. Zambelli, M. Indaco, M. Fabiano, S. Di Carlo, P. Prinetto, P. Olivo, and D. Bertozzi. 2012. A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'12). 881--886."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2631919","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2631919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:19:13Z","timestamp":1750231153000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2631919"}},"subtitle":["An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories"],"short-title":[],"issued":{"date-parts":[[2014,7,31]]},"references-count":39,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,10,27]]}},"alternative-id":["10.1145\/2631919"],"URL":"https:\/\/doi.org\/10.1145\/2631919","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,7,31]]},"assertion":[{"value":"2013-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}