{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:18Z","timestamp":1750306638446,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2633948.2633950","type":"proceedings-article","created":{"date-parts":[[2014,8,13]],"date-time":"2014-08-13T20:33:47Z","timestamp":1407962027000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Worst-Case Noise Area Prediction of On-Chip Power Distribution Network"],"prefix":"10.1145","author":[{"given":"Xiang","family":"Zhang","sequence":"first","affiliation":[{"name":"ECE Dept., University of California, San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingwei","family":"Lu","sequence":"additional","affiliation":[{"name":"CSE Dept., University of California, San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Electronic CAD, Xidian University, Xi'an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"CSE Dept., University of California, San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"issue":"1","key":"e_1_3_2_1_1_1","first-page":"135","article-title":"Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors","volume":"27","author":"Saint-Laurent M.","year":"2004","unstructured":"M. Saint-Laurent ., \" Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors ,\" IEEE ADVP , vol. 27 , no. 1 , pp. 135 -- 144 , 2004 . M. Saint-Laurent et al., \"Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors,\" IEEE ADVP, vol. 27, no. 1, pp. 135--144, 2004.","journal-title":"IEEE ADVP"},{"key":"e_1_3_2_1_2_1","first-page":"685","article-title":"Analysis of Timing Jitter in Ring Oscillators Due to Power Supply Noise","author":"Pialis T.","year":"2003","unstructured":"T. Pialis and K. Phang , \" Analysis of Timing Jitter in Ring Oscillators Due to Power Supply Noise ,\" in ISCAS , 2003 , pp. 685 -- 688 . T. Pialis and K. Phang, \"Analysis of Timing Jitter in Ring Oscillators Due to Power Supply Noise,\" in ISCAS, 2003, pp. 685--688.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310053"},{"key":"e_1_3_2_1_4_1","first-page":"621","article-title":"System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing","author":"Smith L. D.","year":"2009","unstructured":"L. D. Smith , \" System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing ,\" in CICC , 2009 , pp. 621 -- 628 . L. D. Smith et al., \"System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing,\" in CICC, 2009, pp. 621--628.","journal-title":"CICC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1564896"},{"issue":"3","key":"e_1_3_2_1_6_1","first-page":"510","article-title":"Efficient Method for Modeling of SSN Using Time-Domain Impedance Function and Noise Suppression Analysis","volume":"2","author":"Ding T.-H.","year":"2012","unstructured":"T.-H. Ding and Y.-S. Li , \" Efficient Method for Modeling of SSN Using Time-Domain Impedance Function and Noise Suppression Analysis ,\" IEEE CPMT , vol. 2 , no. 3 , pp. 510 -- 520 , march 2012 . T.-H. Ding and Y.-S. Li, \"Efficient Method for Modeling of SSN Using Time-Domain Impedance Function and Noise Suppression Analysis,\" IEEE CPMT, vol. 2, no. 3, pp. 510 --520, march 2012.","journal-title":"IEEE CPMT"},{"key":"e_1_3_2_1_7_1","first-page":"624","article-title":"Worst-Case Noise Prediction with Non-Zero Current Transition Times for Early Power Distribution System Verification","author":"Du P.","year":"2010","unstructured":"P. Du , \" Worst-Case Noise Prediction with Non-Zero Current Transition Times for Early Power Distribution System Verification ,\" in ISQED , 2010 , pp. 624 -- 631 . P. Du et al., \"Worst-Case Noise Prediction with Non-Zero Current Transition Times for Early Power Distribution System Verification,\" in ISQED, 2010, pp. 624--631.","journal-title":"ISQED"},{"issue":"5","key":"e_1_3_2_1_8_1","first-page":"1112","article-title":"Closed-Form Expressions for the Maximum Transient Noise Voltage Caused by an IC Switching Current on a Power Distribution Network","volume":"54","author":"Kim J.","year":"2012","unstructured":"J. Kim , \" Closed-Form Expressions for the Maximum Transient Noise Voltage Caused by an IC Switching Current on a Power Distribution Network ,\" IEEE EMC , vol. 54 , no. 5 , pp. 1112 -- 1124 , 2012 . J. Kim et al., \"Closed-Form Expressions for the Maximum Transient Noise Voltage Caused by an IC Switching Current on a Power Distribution Network,\" IEEE EMC, vol. 54, no. 5, pp. 1112--1124, 2012.","journal-title":"IEEE EMC"},{"issue":"3","key":"e_1_3_2_1_9_1","first-page":"236","article-title":"Resonant free power network design using extended adaptive voltage positioning (eavp) methodology","volume":"24","author":"Waizman A.","year":"2001","unstructured":"A. Waizman and C.-Y. Chung , \" Resonant free power network design using extended adaptive voltage positioning (eavp) methodology ,\" IEEE ADVP , vol. 24 , no. 3 , pp. 236 -- 244 , 2001 . A. Waizman and C.-Y. Chung, \"Resonant free power network design using extended adaptive voltage positioning (eavp) methodology,\" IEEE ADVP, vol. 24, no. 3, pp. 236--244, 2001.","journal-title":"IEEE ADVP"},{"issue":"9","key":"e_1_3_2_1_10_1","first-page":"1359","article-title":"Estimation of Simultaneous Switching Noise From Frequency-Domain Impedance Response of Resonant Power Distribution Networks","volume":"1","author":"Kim W.","year":"2011","unstructured":"W. Kim , \" Estimation of Simultaneous Switching Noise From Frequency-Domain Impedance Response of Resonant Power Distribution Networks ,\" IEEE CMPT , vol. 1 , no. 9 , pp. 1359 -- 1367 , 2011 . W. Kim, \"Estimation of Simultaneous Switching Noise From Frequency-Domain Impedance Response of Resonant Power Distribution Networks,\" IEEE CMPT, vol. 1, no. 9, pp. 1359--1367, 2011.","journal-title":"IEEE CMPT"},{"issue":"2","key":"e_1_3_2_1_11_1","first-page":"230","article-title":"Distributed Matched Bypassing for Board-Level Power Distribution Networks","volume":"25","author":"Novak I.","year":"2002","unstructured":"I. Novak , \" Distributed Matched Bypassing for Board-Level Power Distribution Networks ,\" IEEE ADVP , vol. 25 , no. 2 , pp. 230 -- 243 , 2002 . I. Novak et al., \"Distributed Matched Bypassing for Board-Level Power Distribution Networks,\" IEEE ADVP, vol. 25, no. 2, pp. 230--243, 2002.","journal-title":"IEEE ADVP"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775861"},{"key":"e_1_3_2_1_13_1","first-page":"40","article-title":"A Geometric Approach for Early Power Grid Verification Using Current Constraints","author":"Ferzli I. A.","year":"2007","unstructured":"I. A. Ferzli , F. N. Najm , and L. Kruse , \" A Geometric Approach for Early Power Grid Verification Using Current Constraints ,\" in DAC , 2007 , pp. 40 -- 47 . I. A. Ferzli, F. N. Najm, and L. Kruse, \"A Geometric Approach for Early Power Grid Verification Using Current Constraints,\" in DAC, 2007, pp. 40--47.","journal-title":"DAC"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669136"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837511"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024879"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2011.36"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"issue":"10","key":"e_1_3_2_1_19_1","first-page":"868","article-title":"Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement","volume":"54","author":"Ogasahara Y.","year":"2007","unstructured":"Y. Ogasahara , \" Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement ,\" IEEE CAS2 , vol. 54 , no. 10 , pp. 868 -- 872 , 2007 . Y. Ogasahara et al., \" Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement,\" IEEE CAS2, vol. 54, no. 10, pp. 868--872, 2007.","journal-title":"IEEE CAS2"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"X. Zhang Y. Liu and C.-K. Cheng \"Worst-case noise prediction using power network impedance profile \" SLIP 2013.  X. Zhang Y. Liu and C.-K. Cheng \"Worst-case noise prediction using power network impedance profile \" SLIP 2013.","DOI":"10.1109\/SLIP.2013.6681681"}],"event":{"name":"SLIP '14: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"San Francisco CA USA","acronym":"SLIP '14"},"container-title":["Proceedings of SLIP (System Level Interconnect Prediction) on System Level Interconnect Prediction Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2633948.2633950","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2633948.2633950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:56Z","timestamp":1750229756000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2633948.2633950"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":20,"alternative-id":["10.1145\/2633948.2633950","10.1145\/2633948"],"URL":"https:\/\/doi.org\/10.1145\/2633948.2633950","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}