{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:18Z","timestamp":1750306638688,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1145\/2633948.2633953","type":"proceedings-article","created":{"date-parts":[[2014,8,13]],"date-time":"2014-08-13T20:33:47Z","timestamp":1407962027000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Range-based Dynamic Routing of Hierarchical On Chip Network Traffic"],"prefix":"10.1145","author":[{"given":"Julian","family":"Kemmerer","sequence":"first","affiliation":[{"name":"Elelipsum,multicolctrical and Computer Engineering Department, Drexel University, Philadelphia, Pennsylvania 19104"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Departmentm Drexel University, Philadelphia, Pennsylvania 19104"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,6]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"2","volume-title":"Miller et al., \"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams,\" Proceedings of International Symposium on Computer Architecture (ISCA)","author":"Taylor M. B.","year":"2004","unstructured":"M. B. Taylor , W. Lee , J. Miller et al., \"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams,\" Proceedings of International Symposium on Computer Architecture (ISCA) , 2004 , pp. 2 -- 13 . M. B. Taylor, W. Lee, J. Miller et al., \"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams,\" Proceedings of International Symposium on Computer Architecture (ISCA), 2004, pp. 2--13."},{"key":"e_1_3_2_1_2_1","first-page":"98","volume-title":"Ruhl et al., \"An 80-tile 1.28Tflops network-on-chip in 65nm CMOS,\" Solid-State Circuits Conference (ISSCC)","author":"Vangal S.","year":"2007","unstructured":"S. Vangal , J. Howard , G. Ruhl et al., \"An 80-tile 1.28Tflops network-on-chip in 65nm CMOS,\" Solid-State Circuits Conference (ISSCC) , 2007 , pp. 98 -- 589 . S. Vangal, J. Howard, G. Ruhl et al., \"An 80-tile 1.28Tflops network-on-chip in 65nm CMOS,\" Solid-State Circuits Conference (ISSCC), 2007, pp. 98--589."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Nov. 2012","author":"Manevich R.","unstructured":"R. Manevich , I. Cidon , A. Kolodny , \"Handling global traffic in future CMP NoCs,\" Electrical and Electronics Engineers in Israel (IEEEI) , Nov. 2012 , pp. 1 , 5, 14--17. R. Manevich, I. Cidon, A. Kolodny, \"Handling global traffic in future CMP NoCs,\" Electrical and Electronics Engineers in Israel (IEEEI), Nov. 2012, pp. 1, 5, 14--17."},{"key":"e_1_3_2_1_7_1","volume-title":"ECE. Dept., Drexel. Univ.","author":"More A.","year":"2013","unstructured":"A. More , \"Network-on-Chip (NoC) Architectures for Exa-scale Chip-Multi-Processors (CMPs),\" Ph. D. dissertation , ECE. Dept., Drexel. Univ. , Philadelphia ., PA , 2013 . A. More, \"Network-on-Chip (NoC) Architectures for Exa-scale Chip-Multi-Processors (CMPs),\" Ph.D. dissertation, ECE. Dept., Drexel. Univ., Philadelphia., PA, 2013."},{"key":"e_1_3_2_1_8_1","first-page":"175","volume-title":"February 2009","author":"Das R.","unstructured":"R. Das , S. Eachempati , A.K. Mishra , V. Narayanan , and C.R. Das ., \" Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs,\" Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA) , February 2009 , pp. 175 -- 186 . R. Das, S. Eachempati, A.K. Mishra, V. Narayanan, and C.R. Das., \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs,\" Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA), February 2009, pp. 175--186."},{"key":"e_1_3_2_1_9_1","unstructured":"Open SystemC initiative (OSCI). online. http:\/\/www.systemc.org.  Open SystemC initiative (OSCI). online. http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"}],"event":{"name":"SLIP '14: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"San Francisco CA USA","acronym":"SLIP '14"},"container-title":["Proceedings of SLIP (System Level Interconnect Prediction) on System Level Interconnect Prediction Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2633948.2633953","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2633948.2633953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:56Z","timestamp":1750229756000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2633948.2633953"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":10,"alternative-id":["10.1145\/2633948.2633953","10.1145\/2633948"],"URL":"https:\/\/doi.org\/10.1145\/2633948.2633953","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2014-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}