{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T15:58:27Z","timestamp":1783007907728,"version":"3.54.5"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T00:00:00Z","timestamp":1411430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006112","name":"Microsoft Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006112","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005801","name":"Facebook","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005801","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Comput. Syst."],"published-print":{"date-parts":[[2014,9,23]]},"abstract":"<jats:p>Memories today expose an all-or-nothing correctness model that incurs significant costs in performance, energy, area, and design complexity. But not all applications need high-precision storage for all of their data structures all of the time. This article proposes mechanisms that enable applications to store data approximately and shows that doing so can improve the performance, lifetime, or density of solid-state memories. We propose two mechanisms. The first allows errors in multilevel cells by reducing the number of programming pulses used to write them. The second mechanism mitigates wear-out failures and extends memory endurance by mapping approximate data onto blocks that have exhausted their hardware error correction resources. Simulations show that reduced-precision writes in multilevel phase-change memory cells can be 1.7 \u00d7 faster on average and using failed blocks can improve array lifetime by 23% on average with quality loss under 10%.<\/jats:p>","DOI":"10.1145\/2644808","type":"journal-article","created":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T13:13:42Z","timestamp":1411478022000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":87,"title":["Approximate Storage in Solid-State Memories"],"prefix":"10.1145","volume":"32","author":[{"given":"Adrian","family":"Sampson","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jacob","family":"Nelson","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karin","family":"Strauss","sequence":"additional","affiliation":[{"name":"Microsoft Research and University of Washington, Seattle, WA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luis","family":"Ceze","sequence":"additional","affiliation":[{"name":"University of Washington, Redmond, WA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,9,23]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"K. Bache and M. Lichman. 2013. UCI Machine Learning Repository. Retrieved from http:\/\/archive.ics.uci.edu\/ml.  K. Bache and M. Lichman. 2013. UCI Machine Learning Repository. Retrieved from http:\/\/archive.ics.uci.edu\/ml."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806620"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062185"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Yu Cai E. F. Haratsch O. Mutlu and Ken Mai. 2012. Error patterns in MLC NAND flash memory: Measurement characterization and analysis. In DATE.   Yu Cai E. F. Haratsch O. Mutlu and Ken Mai. 2012. Error patterns in MLC NAND flash memory: Measurement characterization and analysis. In DATE.","DOI":"10.1109\/DATE.2012.6176524"},{"key":"e_1_2_1_5_1","volume-title":"Rinard","author":"Carbin Michael","year":"2012","unstructured":"Michael Carbin , Deokhwan Kim , Sasa Misailovic , and Martin C . Rinard . 2012 . Reasoning about relaxed Programs. In PLDI. Michael Carbin, Deokhwan Kim, Sasa Misailovic, and Martin C. Rinard. 2012. Reasoning about relaxed Programs. In PLDI."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2509136.2509546"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.33"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Lakshmi N. Chakrapani Bilge E. S. Akgul Suresh Cheemalavagu Pinar Korkmaz Krishna V. Palem and Balasubramanian Seshasayee. 2006. Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology. In DATE.   Lakshmi N. Chakrapani Bilge E. S. Akgul Suresh Cheemalavagu Pinar Korkmaz Krishna V. Palem and Balasubramanian Seshasayee. 2006. Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology. In DATE.","DOI":"10.1109\/DATE.2006.243978"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522726"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_2_1_12_1","volume-title":"Zombie: Extending memory lifetime by reviving dead blocks. In ISCA.","author":"de Azevedo Rodolfo Jardim","year":"2013","unstructured":"Rodolfo Jardim de Azevedo , John D. Davis , Karin Strauss , Parikshit Gopalan , Mark Manasse , and Sergey Yekhanin . 2013 . Zombie: Extending memory lifetime by reviving dead blocks. In ISCA. Rodolfo Jardim de Azevedo, John D. Davis, Karin Strauss, Parikshit Gopalan, Mark Manasse, and Sergey Yekhanin. 2013. Zombie: Extending memory lifetime by reviving dead blocks. In ISCA."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950821"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950390"},{"key":"e_1_2_1_19_1","volume-title":"Workshop on Approximate Computing Across the System Stack (WACAS).","author":"Daniel","unstructured":"Daniel E. Holcomb and Kevin Fu. 2014. QBF-based synthesis of optimal word-splitting in approximate multi-level storage cells . In Workshop on Approximate Computing Across the System Stack (WACAS). Daniel E. Holcomb and Kevin Fu. 2014. QBF-based synthesis of optimal word-splitting in approximate multi-level storage cells. In Workshop on Approximate Computing Across the System Stack (WACAS)."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810392"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_24_1","volume-title":"ERSA: Error resilient system architecture for probabilistic applications. In DATE.","author":"Leem Larkhoon","year":"2010","unstructured":"Larkhoon Leem , Hyungmin Cho , Jason Bau , Quinn A. Jacobson , and Subhasish Mitra . 2010 . ERSA: Error resilient system architecture for probabilistic applications. In DATE. Larkhoon Leem, Hyungmin Cho, Jason Bau, Quinn A. Jacobson, and Subhasish Mitra. 2010. ERSA: Error resilient system architecture for probabilistic applications. In DATE."},{"key":"e_1_2_1_25_1","unstructured":"Ren-Shuo Liu Chia-Lin Yang and Wei Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. In FAST.   Ren-Shuo Liu Chia-Lin Yang and Wei Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. In FAST."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_2_1_27_1","volume-title":"International Reliability Physics Symposium.","author":"Mielke N.","unstructured":"N. Mielke , T. Marquart , Ning Wu , J. Kessenich , H. Belgal , E. Schares , F. Trivedi , E. Goodness , and L. R. Nevill . 2008. Bit error rate in NAND Flash memories . In International Reliability Physics Symposium. N. Mielke, T. Marquart, Ning Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. R. Nevill. 2008. Bit error rate in NAND Flash memories. In International Reliability Physics Symposium."},{"key":"e_1_2_1_28_1","volume-title":"Jones","author":"Narayanan Sriram","year":"2010","unstructured":"Sriram Narayanan , John Sartori , Rakesh Kumar , and Douglas L . Jones . 2010 . Scalable stochastic processors. In DATE. Sriram Narayanan, John Sartori, Rakesh Kumar, and Douglas L. Jones. 2010. Scalable stochastic processors. In DATE."},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"T. Nirschl J. B. Phipp T. D. Happ G. W. Burr B. Rajendran M.-H. Lee A. Schrott M. Yang M. Breitwisch C.-F. Chen E. Joseph M. Lamorey R. Cheek S.-H. Chen S. Zaidi S. Raoux Y. C. Chen Y. Zhu R. Bergmann H.-L. Lung and C. Lam. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In IEDM.  T. Nirschl J. B. Phipp T. D. Happ G. W. Burr B. Rajendran M.-H. Lee A. Schrott M. Yang M. Breitwisch C.-F. Chen E. Joseph M. Lamorey R. Cheek S.-H. Chen S. Zaidi S. Raoux Y. C. Chen Y. Zhu R. Bergmann H.-L. Lung and C. Lam. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In IEDM.","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"e_1_2_1_30_1","unstructured":"A. Pantazi A. Sebastian N. Papandreou M. J. Breitwisch C. Lam H. Pozidis and E. Eleftheriou. 2009. Multilevel phase change memory modeling and experimental characterization. In EPCOS.  A. Pantazi A. Sebastian N. Papandreou M. J. Breitwisch C. Lam H. Pozidis and E. Eleftheriou. 2009. Multilevel phase change memory modeling and experimental characterization. In EPCOS."},{"key":"e_1_2_1_31_1","volume-title":"IEEE International Conference on Electronics, Circuits, and Systems.","author":"Papandreou N.","unstructured":"N. Papandreou , A. Pantazi , A. Sebastian , M. Breitwisch , C. Lam , H. Pozidis , and E. Eleftheriou . 2010. Multilevel phase-change memory . In IEEE International Conference on Electronics, Circuits, and Systems. N. Papandreou, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou. 2010. Multilevel phase-change memory. In IEEE International Conference on Electronics, Circuits, and Systems."},{"key":"e_1_2_1_32_1","volume-title":"IEEE International Memory Workshop.","author":"Papandreou N.","unstructured":"N. Papandreou , H. Pozidis , T. Mittelholzer , G. F. Close , M. Breitwisch , C. Lam , and E. Eleftheriou . 2011a. Drift-tolerant multilevel phase-change memory . In IEEE International Memory Workshop. N. Papandreou, H. Pozidis, T. Mittelholzer, G. F. Close, M. Breitwisch, C. Lam, and E. Eleftheriou. 2011a. Drift-tolerant multilevel phase-change memory. In IEEE International Memory Workshop."},{"key":"e_1_2_1_33_1","doi-asserted-by":"crossref","unstructured":"N. Papandreou H. Pozidis A. Pantazi A. Sebastian M. Breitwisch C. Lam and E. Eleftheriou. 2011b. Programming algorithms for multilevel phase-change memory. In ISCAS. 329--332.  N. Papandreou H. Pozidis A. Pantazi A. Sebastian M. Breitwisch C. Lam and E. Eleftheriou. 2011b. Programming algorithms for multilevel phase-change memory. In ISCAS. 329--332.","DOI":"10.1109\/ISCAS.2011.5937569"},{"key":"e_1_2_1_34_1","volume-title":"Wenisch","author":"Pelley Steven","year":"2014","unstructured":"Steven Pelley , Peter M. Chen , and Thomas F . Wenisch . 2014 . Memory persistency. In ISCA. Steven Pelley, Peter M. Chen, and Thomas F. Wenisch. 2014. Memory persistency. In ISCA."},{"key":"e_1_2_1_35_1","unstructured":"Eduardo Pinheiro Wolf-Dietrich Weber and Luiz Andr\u00e9 Barroso. 2007. Failure trends in a large disk drive population. In FAST.   Eduardo Pinheiro Wolf-Dietrich Weber and Luiz Andr\u00e9 Barroso. 2007. Failure trends in a large disk drive population. In FAST."},{"key":"e_1_2_1_36_1","volume-title":"IEEE International Memory Workshop.","author":"Pozidis H.","unstructured":"H. Pozidis , N. Papandreou , A. Sebastian , T. Mittelholzer , M. BrightSky , C. Lam , and E. Eleftheriou . 2012. A framework for reliability assessment in multilevel phase-change memory . In IEEE International Memory Workshop. H. Pozidis, N. Papandreou, A. Sebastian, T. Mittelholzer, M. BrightSky, C. Lam, and E. Eleftheriou. 2012. A framework for reliability assessment in multilevel phase-change memory. In IEEE International Memory Workshop."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_2_1_39_1","doi-asserted-by":"crossref","unstructured":"M. K. Qureshi M. M. Franceschini and L. A. Lastras-Montano. 2010a. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA.  M. K. Qureshi M. M. Franceschini and L. A. Lastras-Montano. 2010a. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA.","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_41_1","unstructured":"Mastooreh Salajegheh Yue Wang Kevin Fu Anxiao Jiang and Erik Learned-Miller. 2011. Exploiting half-wits: Smarter storage for low-power devices. In FAST.   Mastooreh Salajegheh Yue Wang Kevin Fu Anxiao Jiang and Erik Learned-Miller. 2011. Exploiting half-wits: Smarter storage for low-power devices. In FAST."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_1_45_1","volume-title":"Gibson","author":"Schroeder Bianca","year":"2007","unstructured":"Bianca Schroeder and Garth A . Gibson . 2007 . Disk failures in the real world: What does an MTTF of 1,000,000 hours mean to you? In FAST. Bianca Schroeder and Garth A. Gibson. 2007. Disk failures in the real world: What does an MTTF of 1,000,000 hours mean to you? In FAST."},{"key":"e_1_2_1_46_1","volume-title":"V. Srinivasan, J. A. Rivers, and H.-H.S. Lee.","author":"Seong Nak Hee","year":"2010","unstructured":"Nak Hee Seong , Dong Hyuk Woo , V. Srinivasan, J. A. Rivers, and H.-H.S. Lee. 2010 . SAFER : Stuck-at-fault error recovery for memories. In MICRO. Nak Hee Seong, Dong Hyuk Woo, V. Srinivasan, J. A. Rivers, and H.-H.S. Lee. 2010. SAFER: Stuck-at-fault error recovery for memories. In MICRO."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.705361"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488935"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_2_1_52_1","volume-title":"Workshop on Duplicating, Deconstructing and Debunking.","author":"Yeo Sungkap","unstructured":"Sungkap Yeo , Nak Hee Seong , and Hsien-Hsin S. Lee . 2012. Can multi-level cell PCM be reliable and usable? Analyzing the impact of resistance drift . In Workshop on Duplicating, Deconstructing and Debunking. Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. 2012. Can multi-level cell PCM be reliable and usable? Analyzing the impact of resistance drift. In Workshop on Duplicating, Deconstructing and Debunking."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Transactions on Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2644808","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2644808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:03Z","timestamp":1750230063000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2644808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,23]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,9,23]]}},"alternative-id":["10.1145\/2644808"],"URL":"https:\/\/doi.org\/10.1145\/2644808","relation":{},"ISSN":["0734-2071","1557-7333"],"issn-type":[{"value":"0734-2071","type":"print"},{"value":"1557-7333","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,23]]},"assertion":[{"value":"2014-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-09-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}